From patchwork Wed Feb 19 10:16:37 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Riesch X-Patchwork-Id: 13981908 Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2102.outbound.protection.outlook.com [40.107.22.102]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A301F1E5B76; Wed, 19 Feb 2025 10:17:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.22.102 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739960225; cv=fail; b=GPp+DWAjuhc2+emszHSzBsGBqBPVn/8NXSzJi3GhZ7ZAms01JpI3jqdXEo8H5kZyEioSFd9tzDYew5/DiOYKSwzjxugg+05HTW6JtxEHik71eXV+lXwly81Dr8TE2TspkIGXvO5oAksLcjX8qARiDIZ9njppg8mQJubfkGIldlY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739960225; c=relaxed/simple; bh=A6bK2fTdCdlrmNVUtFenZWtcU6bEcA5ZZ1M2I6EnNfI=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=PzLkyB5WQCguSi23SdfsyzKcOxBkyxHGS00Ye57Avn6F2O01hUAhmbr2RE+u3lhIHdEBLWKCZ4ERcHB7hqUNv7tu9NR2nBrGsbqvYL5um+e+UqvSE29qzcRssIrfdhwMy+1L7wlx6LXyQIA6fmsATj98m+/BelSA91976BV18eI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net; spf=pass smtp.mailfrom=wolfvision.net; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b=DciZSGN8; arc=fail smtp.client-ip=40.107.22.102 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b="DciZSGN8" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=SmdPpf2fWKSmybH+mFfZPkNEk7Cz9M3vyTHfP2EI8SWt1x2Grfc9ohd8D/8ZlNl17718im2ejC8rhlJ3p7684RiTuEIQrf3GIG/Bu36jH7gYCfNVNq2IfLigeIzc1Mchy9jP3JuWtSCTUCRh6FwxlEc2Chf7WXGeQHuW9gJJwvB5wsSgab3mYmx07X1z/vHyPuIqlS4nODe6PekRUraG1nbIz50QbVziN38z47G0PCuS8/CikP1cPgqL6NWY3DY8HJ+sn7lmuEr0w1NtE+va9+ywqmVnfun/+i5v2lWj/mX03UmSsyh2AI708c5nSl3UY7vMyOZrxtLzFX/lMLubxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sMVS5NeYk87UXR8+hPDeUJLtc1kE/NMvWLHUJ11raok=; b=rvsWKrWi63ShRgBWy2lzz1edA5HDzlnSAFvmiVc3N5DZS8zbFkmqVjIZYOSM3yqd2LT/vO09pOptS5rOqzWj/cUqfwdYFfuBBHgzvE62uCCZDcCKVOMEk/NaSH7r4/iJ+8a0L0LN+cG/6B+NgapVFf1DcT2t+ipE7nDCg1jp2i0HIS7RzQk6C72PunvUnN/7BZ0qeXqJe6gXY2dI5FxbtBlZgzuoiQWYkV4Luu7kc0H2lLOE4ewQKd75e76tbzPF7UjPqjeUvffaRe2u1A64veWQ8quzKf/NFK1/x/E5EDptGmd8oQN/b+uyvp+xVaZYSgyA0l7RixGKcz4AzlpCSw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wolfvision.net; dmarc=pass action=none header.from=wolfvision.net; dkim=pass header.d=wolfvision.net; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wolfvision.net; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sMVS5NeYk87UXR8+hPDeUJLtc1kE/NMvWLHUJ11raok=; b=DciZSGN8vvWeKS72jgHuy4Y8Mjgl6kZEzgxigbOpmFpW8HgkLzT6AWqhlp6YxsKbmxpzbiXPLmFvWfyxTbcYRxjOxf4/peI4I/NEAH8DUutRSl0ElUEyW3/0wX2XuiAnrZ9NDiwoRP9tOJ/nP7LvpwNQK9K04YqIadYobXY4Pr0= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=wolfvision.net; Received: from DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) by DU0PR08MB8138.eurprd08.prod.outlook.com (2603:10a6:10:3ed::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8445.18; Wed, 19 Feb 2025 10:16:49 +0000 Received: from DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d]) by DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d%5]) with mapi id 15.20.8466.015; Wed, 19 Feb 2025 10:16:49 +0000 From: Michael Riesch Date: Wed, 19 Feb 2025 11:16:37 +0100 Subject: [PATCH v4 06/11] media: rockchip: rkcif: add driver for mipi csi-2 host Message-Id: <20250219-v6-8-topic-rk3568-vicap-v4-6-e906600ae3b0@wolfvision.net> References: <20250219-v6-8-topic-rk3568-vicap-v4-0-e906600ae3b0@wolfvision.net> In-Reply-To: <20250219-v6-8-topic-rk3568-vicap-v4-0-e906600ae3b0@wolfvision.net> To: Mehdi Djait , Maxime Chevallier , =?utf-8?q?Th=C3=A9o_Leb?= =?utf-8?q?run?= , Gerald Loacker , Thomas Petazzoni , Laurent Pinchart , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Kever Yang , Nicolas Dufresne , Sebastian Fricke , Sebastian Reichel , Paul Kocialkowski , Alexander Shiyan , Val Packett , Rob Herring , Philipp Zabel , Sakari Ailus Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Michael Riesch X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1739960197; l=20358; i=michael.riesch@wolfvision.net; s=20240405; h=from:subject:message-id; bh=A6bK2fTdCdlrmNVUtFenZWtcU6bEcA5ZZ1M2I6EnNfI=; b=qz2LbOGOYDtTiMKp8EXqUs+S359XzpaxxisKIejmoyBumFO4+QsR8MU8WxZqSeHZNGX/wRsj0 EZQVsoPtv4+Bl4gwKggpgTZ5y0yOirtkP+pvW6MKqYx04kKQTtrz4Jk X-Developer-Key: i=michael.riesch@wolfvision.net; a=ed25519; pk=cSJmgKSH3B6kdCIDCl+IYDW1Pw/Ybc6g9rmnUd/G7Ck= X-ClientProxiedBy: VI1P190CA0041.EURP190.PROD.OUTLOOK.COM (2603:10a6:800:1bb::8) To DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR08MB9155:EE_|DU0PR08MB8138:EE_ X-MS-Office365-Filtering-Correlation-Id: 7aec646f-23fe-4b89-2b44-08dd50ce85db X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|52116014|376014|7416014|1800799024|366016|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?vEi++l5xoi52zfvoqBOoAoqIzgJHwib?= =?utf-8?q?fRQTas4IhH5nzDW4ZL3JHhVPk2hSC71dTYtTa2EpYDdv82DbXRuY5lh4a8FI5bOCt?= =?utf-8?q?mfwt3EGBmfzSKDc4rE/8LRPXb5i8aMl2Z72WLE2nQ/QaEiUAL1b4BCGUePxSRr8EV?= =?utf-8?q?37hAstWoXOpQ+4dbOWyDzQkEz8QoBS2epNPLwtPslSnHmiPXbkZlhbEHA7XKe1Cou?= =?utf-8?q?bPKJuPO3ib77vlaK8lI6iqO3GMldq5WF6VU3Eq7s1lAOSRelbKl/iUJnvymb/MJL3?= =?utf-8?q?cPQx/hQtCQQkIki53l9sKdpy0DhlQUMPlEzDSyquN4wzWUsyhAuF/QRc3Wekp2bb8?= =?utf-8?q?sffWaDmDRBHGOt9Ddl1NnDHcVuQxViXHVoSWfZphXvUEw3ptLfiOi8/cHwzgDYVpy?= =?utf-8?q?DYgNmR3KBa1Gms0nsQr3UFcDeJ/PACuNkUYBhHjCsJFl3akIyndmFYW8oaUwhjczl?= =?utf-8?q?obQ4Va2g853f0Sl5y8xwdRZfwZPdCZibq/9U44gkKqUhLhL0bfCEJWbf6HS7QUkJI?= =?utf-8?q?VtmiMdPNVLsd5flNl8pt8c1N7hXy3OpC3r35YRxv08mO343pzHWxesx6WHKNMQRTL?= =?utf-8?q?BNUAHDUkLDwv8nNa7KiMcVgqqj4gAuTth8LlZeiaEVZYJOjqI+eNgyH4S2nXwjpYg?= =?utf-8?q?3bL2hxbxjXDjgGoA9zH4pOmzuMzGz4notx8DvRqLDcDJiBJwaT41zv6dXelhMck3X?= =?utf-8?q?dMPlaJH+iqOupxm8WTaYluhZxd66b8ZJJRR5rZWPe2TEu811+Kw7Dr32tjAwrSSEj?= =?utf-8?q?/EeqzBK7ev4w2PPjm9bib/4s5Kq1zIaDnRC/SS34s4Tx7Ca8isbr4k1FfbJmCOL4b?= =?utf-8?q?7c9ulVf2AjsvN8zC4dwBSD6e5/p9y8yqngJ8DImcpXYje8AcyF/nPtsSGn2oARNko?= =?utf-8?q?T6nRcXlm8v78NNT8iyhIA6/FeeOS/WIii+1F/wNrUWyWoTorYQlFEQee1aG4hqExn?= =?utf-8?q?cXjZdMxvt9HGG3Wt+2Szx3YMAGCU5hqmVSYLL1eU0OPx4mFrcqqmBeUyzfwMG7qkV?= =?utf-8?q?jhJC1jeYsHBIG/w1CPVuDGgKSiWelVrJJWqoWzUSl48hszcYq8MSodeiJ/JLrvanP?= =?utf-8?q?8ifiU0h95X+i91OfB4muKtPqAJtVcLpJkWvaaUXgwA6mFScJutjM9qZEhhC7mZHhY?= =?utf-8?q?0tNX5T9Wr6ook960zqdI6vu4mFcMnhmTFqiR8bZ1gO8KgtSSgpKtwiU7jR9HhaauZ?= =?utf-8?q?TT95ny8jph88jpLN3n+wGFTsQExFIUEp4Y9oe9dTAbOftMQ/lQr7q/13b8MtoN9VX?= =?utf-8?q?VMfyzIzOBEmDK7+8yqnVP7S1CilAlYf9k83fnbyKjuI08CYtM3rEzBtvkUEn+BFLu?= =?utf-8?q?Jkce/SDcJr8+COhUUl2EkEcNTN3wr80cuQ9v4c41lr/bGXlVRMtjJADSamFnY5LI9?= =?utf-8?q?H6tG4St92yCoosfiuOuNO/aoCB0hnftCw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR08MB9155.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(52116014)(376014)(7416014)(1800799024)(366016)(921020)(38350700014);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?Pmjr6a6yA4aqKVT1+vf1tCz04H4c?= =?utf-8?q?GUHe1t0QUmGJi6K0UXet9bkVe5me7XrguyQdlK2O4QyfI4ezwq1K4NEwwGIn8KzBh?= =?utf-8?q?2c6P0y2bq2+wVQFBU6RVJNEpL3qxfQeMWKTC884JtJQSwb/ZcVDh6DjQB8DZShQdJ?= =?utf-8?q?EW5+8xl9htqujdhpJs7VwWGSLXSQNW0+kVVakyhBr7GKiWq81f/tJUaLuk6Q2+uWA?= =?utf-8?q?6C0tBi95AnpFkQ6OV6E15qMD5XuxhMc/Tp0zF9sDBXoSvmussg2hnl9vx4oGGANP0?= =?utf-8?q?1n6kyvLLIvLzbug0deHi3CBtogcs0qJsD5KqgoQxGKh5B7VCSu0NUnDdmhgfUxAJV?= =?utf-8?q?OAWog3MekWkgZbIbcZwLjmzxcoV5MfEu6N/BV9Wb1wewFtjwm7zf/a7fAPYx3NlSL?= =?utf-8?q?yIm3+z70L3pUwyEOWQWv/nr15c73pJEGWlweuQc5aRCeNf2BHjSpi8ZA/PRKxcIOl?= =?utf-8?q?IAuAV1sOIUS1TqooSU5JtNfSi3WPQgC/2+GRupbiHOgu9N4xPKASY5opnPOdo1Uyl?= =?utf-8?q?6nsdr6F+ffAZ7wT1E2Cj+dnKxjTrgpjz57PsDyMGz+OGctD82wiZfnD2WMYGB2wlv?= =?utf-8?q?1SSJNMTg0sk7+01ijfeExFpLyv2CumOnmGwXBeiw2agWtKKr8NIN+ezE2ulCiYZGy?= =?utf-8?q?QUNcQvWnlJK5Y406NXHmoFvRtuTR/pfVaBqLJP2yfnJzKGtzKCx06Vi0gU9ACfTdS?= =?utf-8?q?6YFur4ppQLoyKkYQE4KRLvpppedWjUJVn2qiYFS5T4TIbM0mCOBcPOS1nXUoloF5F?= =?utf-8?q?5is60I7TG414F3HaXDlJELRDDX9VYZBaR7SnfiyAlkAHBhBbsbV8BaCIwOAWkC+lk?= =?utf-8?q?KmNwls7J7E7rNs1AZvNuF0dHR4l2q3aUrGsrNq/N5WqJ11eXXi0Lm2S3J0xmEhOy2?= =?utf-8?q?zqkbEGUsDdecDjF+UNNGzLXRoqdoQjgz5oYCMlBTLIKul4mHH2ZqGwn2Rea6sRQvZ?= =?utf-8?q?CGfc9LKaQLH/UeSsydg83hYkEqjt0HAlbkjOLUgEvMceaUdgPxh/H/77ZJZR3+wjY?= =?utf-8?q?hYboXikjpU65B6Cs6J3NBXXCfBUM85XyxWtch+04oo946/ZBtnmDfduPAr5t/SPBw?= =?utf-8?q?97SXqjzg2jxwnq4YBDSK/Q+JuiOEPLeikvyNk0MOZ+8pnBvJnCn1J9iLkaL4i/0LS?= =?utf-8?q?xR2/cROBzt76ntWgfTfEjVNvR0i6A8KFvjJ7ssHgG0om1h/2Hq3wrrmIXdq2XytQk?= =?utf-8?q?bfvyF9vdhW3lXiVwY/EtMwctbQbIF8ZwiW96uiuLDMDcL1tXlOR9jwsPlun5VAOeL?= =?utf-8?q?u1tMRv+DuiAZUvKNVshYletkNX57P/YqUJwuLLxLSgM0S3DXFoc+FIyxjsasCgIK+?= =?utf-8?q?3+MtS4v/41yfdVJ1UzjSPJlmnjAld+U6ydJAB4ED9okAK1bW9MmVYkh3iwn5xp5o4?= =?utf-8?q?janWO4TOx/2nQGYSG6rxOyR6qVuYYgr6eCx2qw+dwqJdXT0ZLEJQxVnmrH957+pG6?= =?utf-8?q?5j4HRzS+2PvRomUpykk9nm3OH9z62ou8G+CWS37YMwIpjjaqA+2LGyYAmfsqylMJz?= =?utf-8?q?p5Gd3Cu8UWWFzETHynYteSHOLZ+/Rg+C4g=3D=3D?= X-OriginatorOrg: wolfvision.net X-MS-Exchange-CrossTenant-Network-Message-Id: 7aec646f-23fe-4b89-2b44-08dd50ce85db X-MS-Exchange-CrossTenant-AuthSource: DU0PR08MB9155.eurprd08.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Feb 2025 10:16:49.7350 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ZZjxohED9ge9PQYIQFdSoM6lQvvqIjLJm4eM8jWxiwElRmHYZW/ZQyo8trBjalKaLP+4J+qogGARQ2fbchzd8OsSvyRFgwzKoIBY+9+x2yA= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8138 The Rockchip RK3568 MIPI CSI-2 Host is a CSI-2 bridge with one input port and one output port. It receives the data with the help of an external MIPI PHY (C-PHY or D-PHY) and passes it to the Rockchip RK3568 Video Capture (VICAP) block. Add a V4L2 subdevice driver for this unit. Signed-off-by: Michael Riesch --- drivers/media/platform/rockchip/rkcif/Makefile | 1 + .../platform/rockchip/rkcif/rkcif-mipi-csi-host.c | 731 +++++++++++++++++++++ 2 files changed, 732 insertions(+) diff --git a/drivers/media/platform/rockchip/rkcif/Makefile b/drivers/media/platform/rockchip/rkcif/Makefile index 818424972c7b..0c18efd1f1b4 100644 --- a/drivers/media/platform/rockchip/rkcif/Makefile +++ b/drivers/media/platform/rockchip/rkcif/Makefile @@ -4,4 +4,5 @@ rockchip-cif-objs += rkcif-dev.o \ rkcif-capture-dvp.o \ rkcif-capture-mipi.o \ rkcif-interface.o \ + rkcif-mipi-csi-host.o \ rkcif-stream.o diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c b/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c new file mode 100644 index 000000000000..fa3f42b2dc55 --- /dev/null +++ b/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c @@ -0,0 +1,731 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Rockchip MIPI CSI-2 Host Driver + * + * Copyright (C) 2019 Rockchip Electronics Co., Ltd. + * Copyright (C) 2025 Michael Riesch + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include + +#define CSI2HOST_N_LANES 0x04 +#define CSI2HOST_CSI2_RESETN 0x10 +#define CSI2HOST_PHY_STATE 0x14 +#define CSI2HOST_ERR1 0x20 +#define CSI2HOST_ERR2 0x24 +#define CSI2HOST_MSK1 0x28 +#define CSI2HOST_MSK2 0x2c +#define CSI2HOST_CONTROL 0x40 + +#define SW_CPHY_EN(x) ((x) << 0) +#define SW_DSI_EN(x) ((x) << 4) +#define SW_DATATYPE_FS(x) ((x) << 8) +#define SW_DATATYPE_FE(x) ((x) << 14) +#define SW_DATATYPE_LS(x) ((x) << 20) +#define SW_DATATYPE_LE(x) ((x) << 26) + +#define RKCIF_CSI_CLKS_MAX 1 + +enum { + RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + RKCIF_CSI_PAD_MAX, +}; + +struct rkcif_csi_format { + u32 code; + u8 depth; + u8 csi_dt; +}; + +struct rkcif_csi_device { + struct device *dev; + + void __iomem *base_addr; + struct clk_bulk_data *clks; + unsigned int clks_num; + struct phy *phy; + struct reset_control *reset; + + const struct rkcif_csi_format *formats; + unsigned int formats_num; + + struct media_pad pads[RKCIF_CSI_PAD_MAX]; + struct v4l2_async_notifier notifier; + struct v4l2_fwnode_endpoint vep; + struct v4l2_subdev sd; + + struct v4l2_subdev *source_sd; + u32 source_pad; +}; + +const struct v4l2_mbus_framefmt default_format = { + .width = 3840, + .height = 2160, + .code = MEDIA_BUS_FMT_SRGGB10_1X10, + .field = V4L2_FIELD_NONE, + .colorspace = V4L2_COLORSPACE_RAW, + .ycbcr_enc = V4L2_YCBCR_ENC_601, + .quantization = V4L2_QUANTIZATION_FULL_RANGE, + .xfer_func = V4L2_XFER_FUNC_NONE, +}; + +static const struct rkcif_csi_format formats[] = { + /* YUV formats */ + { + .code = MEDIA_BUS_FMT_YUYV8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_UYVY8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_YVYU8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_VYUY8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + /* RGB formats */ + { + .code = MEDIA_BUS_FMT_RGB888_1X24, + .depth = 24, + .csi_dt = MIPI_CSI2_DT_RGB888, + }, + { + .code = MEDIA_BUS_FMT_BGR888_1X24, + .depth = 24, + .csi_dt = MIPI_CSI2_DT_RGB888, + }, + /* Bayer formats */ + { + .code = MEDIA_BUS_FMT_SBGGR8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SGBRG8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SGRBG8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SRGGB8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SBGGR10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SGBRG10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SGRBG10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SRGGB10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SBGGR12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SGBRG12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SGRBG12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SRGGB12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, +}; + +static inline struct rkcif_csi_device *to_rkcif_csi(struct v4l2_subdev *sd) +{ + return container_of(sd, struct rkcif_csi_device, sd); +} + +static inline __maybe_unused void +rkcif_csi_write(struct rkcif_csi_device *csi_dev, unsigned int addr, u32 val) +{ + writel(val, csi_dev->base_addr + addr); +} + +static inline __maybe_unused u32 +rkcif_csi_read(struct rkcif_csi_device *csi_dev, unsigned int addr) +{ + return readl(csi_dev->base_addr + addr); +} + +static const struct rkcif_csi_format * +rkcif_csi_find_format(struct rkcif_csi_device *csi_dev, u32 mbus_code) +{ + const struct rkcif_csi_format *format; + + WARN_ON(csi_dev->formats_num == 0); + + for (int i = 0; i < csi_dev->formats_num; i++) { + format = &csi_dev->formats[i]; + if (format->code == mbus_code) + return format; + } + + return NULL; +} + +static int rkcif_csi_start(struct rkcif_csi_device *csi_dev) +{ + enum v4l2_mbus_type bus_type = csi_dev->vep.bus_type; + union phy_configure_opts opts; + s64 link_freq; + u32 lanes = csi_dev->vep.bus.mipi_csi2.num_data_lanes; + u32 control = 0; + + if (lanes < 1 || lanes > 4) + return -EINVAL; + + /* set mult and div to 0, thus completely rely on V4L2_CID_LINK_FREQ */ + link_freq = v4l2_get_link_freq(csi_dev->source_sd->ctrl_handler, 0, 0); + if (link_freq <= 0) + return -EINVAL; + + if (bus_type == V4L2_MBUS_CSI2_DPHY) { + struct phy_configure_opts_mipi_dphy *cfg = &opts.mipi_dphy; + + phy_mipi_dphy_get_default_config_for_hsclk(link_freq * 2, lanes, + cfg); + phy_set_mode(csi_dev->phy, PHY_MODE_MIPI_DPHY); + phy_configure(csi_dev->phy, &opts); + + control |= SW_CPHY_EN(0); + + } else if (bus_type == V4L2_MBUS_CSI2_CPHY) { + control |= SW_CPHY_EN(1); + + /* TODO: implement CPHY configuration */ + } else { + return -EINVAL; + } + + control |= SW_DATATYPE_FS(0x00) | SW_DATATYPE_FE(0x01) | + SW_DATATYPE_LS(0x02) | SW_DATATYPE_LE(0x03); + + rkcif_csi_write(csi_dev, CSI2HOST_N_LANES, lanes - 1); + rkcif_csi_write(csi_dev, CSI2HOST_CONTROL, control); + rkcif_csi_write(csi_dev, CSI2HOST_CSI2_RESETN, 1); + + phy_power_on(csi_dev->phy); + + return 0; +} + +static void rkcif_csi_stop(struct rkcif_csi_device *csi_dev) +{ + phy_power_off(csi_dev->phy); + + rkcif_csi_write(csi_dev, CSI2HOST_CSI2_RESETN, 0); + rkcif_csi_write(csi_dev, CSI2HOST_MSK1, ~0); + rkcif_csi_write(csi_dev, CSI2HOST_MSK2, ~0); +} + +static const struct media_entity_operations rkcif_csi_media_ops = { + .link_validate = v4l2_subdev_link_validate, +}; + +static int rkcif_csi_enum_mbus_code(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_mbus_code_enum *code) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + + if (code->pad == RKCIF_CSI_PAD_SRC) { + const struct v4l2_mbus_framefmt *sink_fmt; + + if (code->index) + return -EINVAL; + + sink_fmt = v4l2_subdev_state_get_format(sd_state, + RKCIF_CSI_PAD_SINK); + code->code = sink_fmt->code; + + return 0; + } else if (code->pad == RKCIF_CSI_PAD_SINK) { + if (code->index > csi_dev->formats_num) + return -EINVAL; + + code->code = csi_dev->formats[code->index].code; + return 0; + } + + return -EINVAL; +} + +static int rkcif_csi_set_fmt(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + struct v4l2_subdev_format *format) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + const struct rkcif_csi_format *fmt; + struct v4l2_mbus_framefmt *sink, *src; + + /* the format on the source pad always matches the sink pad */ + if (format->pad == RKCIF_CSI_PAD_SRC) + return v4l2_subdev_get_fmt(sd, state, format); + + sink = v4l2_subdev_state_get_format(state, format->pad, format->stream); + if (!sink) + return -EINVAL; + + fmt = rkcif_csi_find_format(csi_dev, format->format.code); + if (fmt) + *sink = format->format; + else + *sink = default_format; + + /* propagate the format to the source pad */ + src = v4l2_subdev_state_get_opposite_stream_format(state, format->pad, + format->stream); + if (!src) + return -EINVAL; + + *src = *sink; + + return 0; +} + +static int rkcif_csi_set_routing(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + enum v4l2_subdev_format_whence which, + struct v4l2_subdev_krouting *routing) +{ + int ret; + + ret = v4l2_subdev_routing_validate(sd, routing, + V4L2_SUBDEV_ROUTING_ONLY_1_TO_1); + if (ret) + return ret; + + ret = v4l2_subdev_set_routing_with_fmt(sd, state, routing, + &default_format); + if (ret) + return ret; + + return 0; +} + +static int rkcif_csi_enable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, u32 pad, + u64 streams_mask) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + struct v4l2_subdev *remote_sd; + struct media_pad *sink_pad, *remote_pad; + struct device *dev = csi_dev->dev; + u64 mask; + int ret; + + sink_pad = &sd->entity.pads[RKCIF_CSI_PAD_SINK]; + remote_pad = media_pad_remote_pad_first(sink_pad); + remote_sd = media_entity_to_v4l2_subdev(remote_pad->entity); + + mask = v4l2_subdev_state_xlate_streams(state, RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + &streams_mask); + + ret = pm_runtime_resume_and_get(dev); + if (ret) + goto err; + + ret = rkcif_csi_start(csi_dev); + if (ret) { + dev_err(dev, "failed to enable CSI hardware\n"); + goto err_pm_runtime_put; + } + + ret = v4l2_subdev_enable_streams(remote_sd, remote_pad->index, mask); + if (ret) + goto err_csi_stop; + + return 0; + +err_csi_stop: + rkcif_csi_stop(csi_dev); +err_pm_runtime_put: + pm_runtime_put_sync(dev); +err: + return ret; +} + +static int rkcif_csi_disable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, u32 pad, + u64 streams_mask) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + struct v4l2_subdev *remote_sd; + struct media_pad *sink_pad, *remote_pad; + struct device *dev = csi_dev->dev; + u64 mask; + int ret; + + sink_pad = &sd->entity.pads[RKCIF_CSI_PAD_SINK]; + remote_pad = media_pad_remote_pad_first(sink_pad); + remote_sd = media_entity_to_v4l2_subdev(remote_pad->entity); + + mask = v4l2_subdev_state_xlate_streams(state, RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + &streams_mask); + + ret = v4l2_subdev_disable_streams(remote_sd, remote_pad->index, mask); + + rkcif_csi_stop(csi_dev); + + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + + return ret; +} + +static const struct v4l2_subdev_pad_ops rkcif_csi_pad_ops = { + .enum_mbus_code = rkcif_csi_enum_mbus_code, + .get_fmt = v4l2_subdev_get_fmt, + .set_fmt = rkcif_csi_set_fmt, + .set_routing = rkcif_csi_set_routing, + .enable_streams = rkcif_csi_enable_streams, + .disable_streams = rkcif_csi_disable_streams, +}; + +static const struct v4l2_subdev_ops rkcif_csi_ops = { + .pad = &rkcif_csi_pad_ops, +}; + +static int rkcif_csi_init_state(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state) +{ + struct v4l2_subdev_route routes[] = { + { + .sink_pad = RKCIF_CSI_PAD_SINK, + .sink_stream = 0, + .source_pad = RKCIF_CSI_PAD_SRC, + .source_stream = 0, + .flags = V4L2_SUBDEV_ROUTE_FL_ACTIVE, + }, + }; + struct v4l2_subdev_krouting routing = { + .len_routes = ARRAY_SIZE(routes), + .num_routes = ARRAY_SIZE(routes), + .routes = routes, + }; + int ret; + + ret = v4l2_subdev_set_routing_with_fmt(sd, state, &routing, + &default_format); + + return ret; +} + +static const struct v4l2_subdev_internal_ops rkcif_csi_internal_ops = { + .init_state = rkcif_csi_init_state, +}; + +static int rkcif_csi_notifier_bound(struct v4l2_async_notifier *notifier, + struct v4l2_subdev *sd, + struct v4l2_async_connection *asd) +{ + struct rkcif_csi_device *csi_dev = + container_of(notifier, struct rkcif_csi_device, notifier); + int source_pad; + + source_pad = media_entity_get_fwnode_pad(&sd->entity, sd->fwnode, + MEDIA_PAD_FL_SOURCE); + if (source_pad < 0) { + dev_err(csi_dev->dev, "failed to find source pad for %s\n", + sd->name); + return source_pad; + } + + csi_dev->source_sd = sd; + csi_dev->source_pad = source_pad; + + return media_create_pad_link(&sd->entity, source_pad, + &csi_dev->sd.entity, RKCIF_CSI_PAD_SINK, + MEDIA_LNK_FL_ENABLED); +} + +static const struct v4l2_async_notifier_operations rkcif_csi_notifier_ops = { + .bound = rkcif_csi_notifier_bound, +}; + +static int rkcif_register_notifier(struct rkcif_csi_device *csi_dev) +{ + struct v4l2_async_connection *asd; + struct v4l2_async_notifier *ntf = &csi_dev->notifier; + struct v4l2_fwnode_endpoint *vep = &csi_dev->vep; + struct v4l2_subdev *sd = &csi_dev->sd; + struct device *dev = csi_dev->dev; + struct fwnode_handle *ep; + int ret; + + ep = fwnode_graph_get_endpoint_by_id(dev_fwnode(dev), 0, 0, + FWNODE_GRAPH_ENDPOINT_NEXT); + if (!ep) + return dev_err_probe(dev, -ENODEV, "failed to get endpoint\n"); + + vep->bus_type = V4L2_MBUS_UNKNOWN; + ret = v4l2_fwnode_endpoint_parse(ep, vep); + if (ret) { + ret = dev_err_probe(dev, ret, "failed to parse endpoint\n"); + goto out; + } + + if (vep->bus_type != V4L2_MBUS_CSI2_DPHY && + vep->bus_type != V4L2_MBUS_CSI2_CPHY) { + ret = dev_err_probe(dev, -EINVAL, + "invalid bus type of endpoint\n"); + goto out; + } + + v4l2_async_subdev_nf_init(ntf, sd); + ntf->ops = &rkcif_csi_notifier_ops; + + asd = v4l2_async_nf_add_fwnode_remote(ntf, ep, + struct v4l2_async_connection); + if (IS_ERR(asd)) { + ret = PTR_ERR(asd); + goto out; + } + + ret = v4l2_async_nf_register(ntf); + if (ret) { + ret = dev_err_probe(dev, ret, "failed to register notifier\n"); + v4l2_async_nf_cleanup(ntf); + goto out; + } + + ret = 0; + +out: + fwnode_handle_put(ep); + return ret; +} + +static int rkcif_csi_register(struct rkcif_csi_device *csi_dev) +{ + struct media_pad *pads = csi_dev->pads; + struct v4l2_subdev *sd = &csi_dev->sd; + int ret; + + ret = rkcif_register_notifier(csi_dev); + if (ret) + goto err; + + v4l2_subdev_init(sd, &rkcif_csi_ops); + sd->dev = csi_dev->dev; + sd->entity.ops = &rkcif_csi_media_ops; + sd->entity.function = MEDIA_ENT_F_VID_IF_BRIDGE; + sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE | V4L2_SUBDEV_FL_STREAMS; + sd->internal_ops = &rkcif_csi_internal_ops; + sd->owner = THIS_MODULE; + snprintf(sd->name, sizeof(sd->name), "rockchip-mipi-csi %s", + dev_name(csi_dev->dev)); + + pads[RKCIF_CSI_PAD_SINK].flags = MEDIA_PAD_FL_SINK | + MEDIA_PAD_FL_MUST_CONNECT; + pads[RKCIF_CSI_PAD_SRC].flags = MEDIA_PAD_FL_SOURCE | + MEDIA_PAD_FL_MUST_CONNECT; + ret = media_entity_pads_init(&sd->entity, RKCIF_CSI_PAD_MAX, pads); + if (ret) + goto err_notifier_unregister; + + ret = v4l2_subdev_init_finalize(sd); + if (ret) + goto err_entity_cleanup; + + ret = v4l2_async_register_subdev(sd); + if (ret) { + dev_err(sd->dev, "failed to register CSI subdev\n"); + goto err_subdev_cleanup; + } + + return 0; + +err_subdev_cleanup: + v4l2_subdev_cleanup(sd); +err_entity_cleanup: + media_entity_cleanup(&sd->entity); +err_notifier_unregister: + v4l2_async_nf_unregister(&csi_dev->notifier); + v4l2_async_nf_cleanup(&csi_dev->notifier); +err: + return ret; +} + +static void rkcif_csi_unregister(struct rkcif_csi_device *csi_dev) +{ + struct v4l2_subdev *sd = &csi_dev->sd; + + v4l2_async_unregister_subdev(sd); + v4l2_subdev_cleanup(sd); + media_entity_cleanup(&sd->entity); + v4l2_async_nf_unregister(&csi_dev->notifier); + v4l2_async_nf_cleanup(&csi_dev->notifier); +} + +static const struct of_device_id rkcif_csi_of_match[] = { + { + .compatible = "rockchip,rk3568-mipi-csi", + }, + {} +}; + +static int rkcif_csi_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rkcif_csi_device *csi_dev; + int ret; + + csi_dev = devm_kzalloc(dev, sizeof(*csi_dev), GFP_KERNEL); + if (!csi_dev) + return -ENOMEM; + csi_dev->dev = dev; + dev_set_drvdata(dev, csi_dev); + + csi_dev->base_addr = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(csi_dev->base_addr)) + return PTR_ERR(csi_dev->base_addr); + + ret = devm_clk_bulk_get_all(dev, &csi_dev->clks); + if (ret != RKCIF_CSI_CLKS_MAX) + return dev_err_probe(dev, ret, "failed to get clocks\n"); + csi_dev->clks_num = ret; + + csi_dev->phy = devm_phy_get(dev, "csiphy"); + if (IS_ERR(csi_dev->phy)) + return dev_err_probe(dev, PTR_ERR(csi_dev->phy), + "failed to get MIPI CSI PHY\n"); + + csi_dev->reset = devm_reset_control_array_get_exclusive(dev); + if (IS_ERR(csi_dev->reset)) + return dev_err_probe(dev, PTR_ERR(csi_dev->reset), + "failed to get reset\n"); + + csi_dev->formats = formats; + csi_dev->formats_num = ARRAY_SIZE(formats); + + pm_runtime_enable(dev); + + ret = phy_init(csi_dev->phy); + if (ret) { + ret = dev_err_probe(dev, ret, + "failed to initialize MIPI CSI PHY\n"); + goto err_pm_runtime_disable; + } + + ret = rkcif_csi_register(csi_dev); + if (ret) + goto err_phy_exit; + + return 0; + +err_phy_exit: + phy_exit(csi_dev->phy); +err_pm_runtime_disable: + pm_runtime_disable(dev); + return ret; +} + +static void rkcif_csi_remove(struct platform_device *pdev) +{ + struct rkcif_csi_device *csi_dev = platform_get_drvdata(pdev); + struct device *dev = &pdev->dev; + + rkcif_csi_unregister(csi_dev); + phy_exit(csi_dev->phy); + pm_runtime_disable(dev); +} + +static int rkcif_csi_runtime_suspend(struct device *dev) +{ + struct rkcif_csi_device *csi_dev = dev_get_drvdata(dev); + + clk_bulk_disable_unprepare(csi_dev->clks_num, csi_dev->clks); + + return 0; +} + +static int rkcif_csi_runtime_resume(struct device *dev) +{ + struct rkcif_csi_device *csi_dev = dev_get_drvdata(dev); + int ret; + + reset_control_assert(csi_dev->reset); + udelay(5); + reset_control_deassert(csi_dev->reset); + + ret = clk_bulk_prepare_enable(csi_dev->clks_num, csi_dev->clks); + if (ret) { + dev_err(dev, "failed to enable clocks\n"); + return ret; + } + + return 0; +} + +static const struct dev_pm_ops rkcif_csi_pm_ops = { + .runtime_suspend = rkcif_csi_runtime_suspend, + .runtime_resume = rkcif_csi_runtime_resume, +}; + +static struct platform_driver rkcif_csi_drv = { + .driver = { + .name = "rockchip-mipi-csi", + .of_match_table = rkcif_csi_of_match, + .pm = &rkcif_csi_pm_ops, + }, + .probe = rkcif_csi_probe, + .remove = rkcif_csi_remove, +}; +module_platform_driver(rkcif_csi_drv); + +MODULE_DESCRIPTION("Rockchip MIPI CSI-2 Host platform driver"); +MODULE_LICENSE("GPL");