From patchwork Mon Feb 24 18:23:35 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jean-Philippe Brucker X-Patchwork-Id: 11401237 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id EA77392A for ; Mon, 24 Feb 2020 18:24:32 +0000 (UTC) Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by mail.kernel.org (Postfix) with ESMTP id AB66820880 for ; Mon, 24 Feb 2020 18:24:32 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="s25B8T+S" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org AB66820880 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=owner-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix) id EF5E76B000A; Mon, 24 Feb 2020 13:24:31 -0500 (EST) Delivered-To: linux-mm-outgoing@kvack.org Received: by kanga.kvack.org (Postfix, from userid 40) id EA5616B000C; Mon, 24 Feb 2020 13:24:31 -0500 (EST) X-Original-To: int-list-linux-mm@kvack.org X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id D95C16B000D; Mon, 24 Feb 2020 13:24:31 -0500 (EST) X-Original-To: linux-mm@kvack.org X-Delivered-To: linux-mm@kvack.org Received: from forelay.hostedemail.com (smtprelay0156.hostedemail.com [216.40.44.156]) by kanga.kvack.org (Postfix) with ESMTP id BE8E86B000A for ; Mon, 24 Feb 2020 13:24:31 -0500 (EST) Received: from smtpin05.hostedemail.com (10.5.19.251.rfc1918.com [10.5.19.251]) by forelay01.hostedemail.com (Postfix) with ESMTP id 6B147180AD806 for ; Mon, 24 Feb 2020 18:24:31 +0000 (UTC) X-FDA: 76525845942.05.store68_619cb7b5eaa3e X-Spam-Summary: 10,1,0,9cc7016059006dde,d41d8cd98f00b204,jean-philippe@linaro.org,,RULES_HIT:41:334:355:368:369:379:541:800:967:973:988:989:1042:1260:1311:1314:1345:1437:1515:1535:1544:1711:1730:1747:1777:1792:1801:1981:2194:2199:2376:2393:2525:2560:2566:2682:2685:2693:2859:2895:2933:2937:2939:2942:2945:2947:2951:2954:3022:3138:3139:3140:3141:3142:3355:3865:3866:3867:3868:3870:3871:3874:3934:3936:3938:3941:3944:3947:3950:3953:3956:3959:4118:4250:4321:4362:4605:5007:6119:6261:6653:6742:7875:7903:8985:9025:9391:9509:10004:11026:11658:11914:12043:12048:12297:12438:12517:12519:12555:12663:12679:12895:12986:13161:13229:13868:13894:13972:14096:14181:14394:14721:21080:21213:21220:21222:21324:21433:21444:21451:21627:21740:21749:21772:21795:21796:21811:21819:21891:30003:30017:30036:30051:30054:30056:30070:30089,0,RBL:209.85.221.68:@linaro.org:.lbl8.mailshell.net-66.201.201.201 62.14.0.100,CacheIP:none,Bayesian:0.5,0.5,0.5,Netcheck:none,DomainCache:0,MSF:not bulk,SPF:ft,MSBL:0,DNSBL:ne utral,Cu X-HE-Tag: store68_619cb7b5eaa3e X-Filterd-Recvd-Size: 7629 Received: from mail-wr1-f68.google.com (mail-wr1-f68.google.com [209.85.221.68]) by imf15.hostedemail.com (Postfix) with ESMTP for ; Mon, 24 Feb 2020 18:24:30 +0000 (UTC) Received: by mail-wr1-f68.google.com with SMTP id w12so11583906wrt.2 for ; Mon, 24 Feb 2020 10:24:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=JRxfwTIy/8+3jEzlkFDZdgky1C85KqEMpExdkb37WLo=; b=s25B8T+S35H/O6yszlE4ht/8dnZTVbVI45eoc18FEdUcuiqMOkNv2En79g5o74Mjb1 zO0yPt9INl3chhwisC9rzUkdJf0KZaX+EEaOzn4at8814D7OV6Ve3Y/q4pwkE9wi4gYu 4NYIQP85Zbbc1PlNfDZfjeA3U8wAvoenL2JO0jnQMn9vhAAuMTLgi9jQn9Q1AdYeuJJU BkB5JJMJxdDXUmmSYzWum50ng/h3NEbyy9CZzm/kqZ1bBayTgnMnxX3UOetLLAqiANAe ytqloaU+0oK0O/ROB9DQ4hPFo9/4wTvVQGYWlX4dBA8x+YHwhPudv6KQaaVQDMvhpCtT SQXg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=JRxfwTIy/8+3jEzlkFDZdgky1C85KqEMpExdkb37WLo=; b=Q5GW6FuWPiw8bv/K5WMcKbCizBY+p6DutOc6phWES3bQyjwWEYfbafWD/Yw0CCCFCr aTXackd9tAt7j2+Z2TK6Jr+WmjXqV7SBByI9B0yzr5c6P+3e2mCUJdeZb0MP1c5mecU6 i2K+3mDy1T0Vz+HwZfVYVQLdzD/THCDLr+A07YiKcVYmmYCMQ42FBlpHUStvF8aCoFJC XwUAc86WS5E1faZn1gvUOayvrm8e/X9DMg7a6qfPuoSxaJ0+g+k09C/m/N7eEasuXSm+ 6b5p5tCJsn42PQiJlFTPjFzPLwrggtD/DloVzVCYs4/MoxI6SLhhdkIjJL6PZJrCL/dP fWQQ== X-Gm-Message-State: APjAAAUPqmt9uXxNllS3APtuRbiAjRNFrLmePZzJwpXTabrlv/6Ei6xR FkGYIkGtna4VM52C/d1T4355WA== X-Google-Smtp-Source: APXvYqzE3blpq1LSjWRjclFKCyKwQ41mykQ2DJWxVVDjuNwoKAu6osDlQgygC/xn0dF39ObvsiZRIA== X-Received: by 2002:adf:fec4:: with SMTP id q4mr9813022wrs.368.1582568669522; Mon, 24 Feb 2020 10:24:29 -0800 (PST) Received: from localhost.localdomain ([2001:171b:c9a8:fbc0:116c:c27a:3e7f:5eaf]) by smtp.gmail.com with ESMTPSA id n3sm304255wmc.27.2020.02.24.10.24.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Feb 2020 10:24:29 -0800 (PST) From: Jean-Philippe Brucker To: iommu@lists.linux-foundation.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, linux-mm@kvack.org Cc: joro@8bytes.org, robh+dt@kernel.org, mark.rutland@arm.com, catalin.marinas@arm.com, will@kernel.org, robin.murphy@arm.com, kevin.tian@intel.com, baolu.lu@linux.intel.com, Jonathan.Cameron@huawei.com, jacob.jun.pan@linux.intel.com, christian.koenig@amd.com, yi.l.liu@intel.com, zhangfei.gao@linaro.org Subject: [PATCH v4 00/26] iommu: Shared Virtual Addressing and SMMUv3 support Date: Mon, 24 Feb 2020 19:23:35 +0100 Message-Id: <20200224182401.353359-1-jean-philippe@linaro.org> X-Mailer: git-send-email 2.25.0 MIME-Version: 1.0 X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: Shared Virtual Addressing (SVA) allows to share process page tables with devices using the IOMMU. Add a generic implementation of the IOMMU SVA API, and add support in the Arm SMMUv3 driver. Previous versions of this patchset were sent over a year ago [1][2] but we've made a lot of progress since then: * ATS support for SMMUv3 was merged in v5.2. * The bind() and fault reporting APIs have been merged in v5.3. * IOASID were added in v5.5. * SMMUv3 PASID was added in v5.6, with some pending for v5.7. * The first user of the bind() API will be merged in v5.7 [3]. The zip accelerator is also the first piece of hardware that I've been able to use for testing (previous versions were developed with software models) and I now have tools for evaluating SVA performance. Unfortunately I still don't have hardware that supports ATS and PRI; the zip accelerator uses stall. These are the remaining changes for SVA support in SMMUv3. Since v3 [1] I fixed countless bugs and - I think - addressed everyone's comments. Thanks to recent MMU notifier rework, iommu-sva.c is a lot more straightforward. I'm still unhappy with the complicated locking in the SMMUv3 driver resulting from patch 12 (Seize private ASID), but I haven't found anything better. Please find all SVA patches on branches sva/current and sva/zip-devel at https://jpbrucker.net/git/linux [1] https://lore.kernel.org/linux-iommu/20180920170046.20154-1-jean-philippe.brucker@arm.com/ [2] https://lore.kernel.org/linux-iommu/20180511190641.23008-1-jean-philippe.brucker@arm.com/ [3] https://lore.kernel.org/linux-iommu/1581407665-13504-1-git-send-email-zhangfei.gao@linaro.org/ Jean-Philippe Brucker (26): mm/mmu_notifiers: pass private data down to alloc_notifier() iommu/sva: Manage process address spaces iommu: Add a page fault handler iommu/sva: Search mm by PASID iommu/iopf: Handle mm faults iommu/sva: Register page fault handler arm64: mm: Pin down ASIDs for sharing mm with devices iommu/io-pgtable-arm: Move some definitions to a header iommu/arm-smmu-v3: Manage ASIDs with xarray arm64: cpufeature: Export symbol read_sanitised_ftr_reg() iommu/arm-smmu-v3: Share process page tables iommu/arm-smmu-v3: Seize private ASID iommu/arm-smmu-v3: Add support for VHE iommu/arm-smmu-v3: Enable broadcast TLB maintenance iommu/arm-smmu-v3: Add SVA feature checking iommu/arm-smmu-v3: Add dev_to_master() helper iommu/arm-smmu-v3: Implement mm operations iommu/arm-smmu-v3: Hook up ATC invalidation to mm ops iommu/arm-smmu-v3: Add support for Hardware Translation Table Update iommu/arm-smmu-v3: Maintain a SID->device structure iommu/arm-smmu-v3: Ratelimit event dump dt-bindings: document stall property for IOMMU masters iommu/arm-smmu-v3: Add stall support for platform devices PCI/ATS: Add PRI stubs PCI/ATS: Export symbols of PRI functions iommu/arm-smmu-v3: Add support for PRI .../devicetree/bindings/iommu/iommu.txt | 18 + arch/arm64/include/asm/mmu.h | 1 + arch/arm64/include/asm/mmu_context.h | 11 +- arch/arm64/kernel/cpufeature.c | 1 + arch/arm64/mm/context.c | 103 +- drivers/iommu/Kconfig | 13 + drivers/iommu/Makefile | 2 + drivers/iommu/arm-smmu-v3.c | 1354 +++++++++++++++-- drivers/iommu/io-pgfault.c | 533 +++++++ drivers/iommu/io-pgtable-arm.c | 27 +- drivers/iommu/io-pgtable-arm.h | 30 + drivers/iommu/iommu-sva.c | 596 ++++++++ drivers/iommu/iommu-sva.h | 64 + drivers/iommu/iommu.c | 1 + drivers/iommu/of_iommu.c | 5 +- drivers/misc/sgi-gru/grutlbpurge.c | 4 +- drivers/pci/ats.c | 4 + include/linux/iommu.h | 73 + include/linux/mmu_notifier.h | 10 +- include/linux/pci-ats.h | 8 + mm/mmu_notifier.c | 6 +- 21 files changed, 2699 insertions(+), 165 deletions(-) create mode 100644 drivers/iommu/io-pgfault.c create mode 100644 drivers/iommu/io-pgtable-arm.h create mode 100644 drivers/iommu/iommu-sva.c create mode 100644 drivers/iommu/iommu-sva.h