From patchwork Wed Jan 16 17:58:04 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Keith Busch X-Patchwork-Id: 10766623 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 0A38013BF for ; Wed, 16 Jan 2019 18:00:17 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id EDCB82F0EC for ; Wed, 16 Jan 2019 18:00:16 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id E1A2E2F0F2; Wed, 16 Jan 2019 18:00:16 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=BAYES_00,MAILING_LIST_MULTI, RCVD_IN_DNSWL_NONE autolearn=unavailable version=3.3.1 Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 362242F0EC for ; Wed, 16 Jan 2019 18:00:16 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id AE6808E000F; Wed, 16 Jan 2019 12:59:46 -0500 (EST) Delivered-To: linux-mm-outgoing@kvack.org Received: by kanga.kvack.org (Postfix, from userid 40) id A9FFB8E000D; Wed, 16 Jan 2019 12:59:46 -0500 (EST) X-Original-To: int-list-linux-mm@kvack.org X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 8270B8E000F; Wed, 16 Jan 2019 12:59:46 -0500 (EST) X-Original-To: linux-mm@kvack.org X-Delivered-To: linux-mm@kvack.org Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by kanga.kvack.org (Postfix) with ESMTP id 425D78E000D for ; Wed, 16 Jan 2019 12:59:46 -0500 (EST) Received: by mail-pf1-f199.google.com with SMTP id b17so5201236pfc.11 for ; Wed, 16 Jan 2019 09:59:46 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-original-authentication-results:x-gm-message-state:from:to:cc :subject:date:message-id:in-reply-to:references; bh=4kD6ZHyV2w+PBG7/eC9i2wK3AWeBk12p5dRzIBQMOTQ=; b=NIzdPMqTHSyJKImzjO+fLsgSajuGHQQaSIy15X9Qn1p7grfQx5rPo2lv/IHP3pgnY1 GHKB8CbvBd5BB9L1WOAUEWTVELM5Pj3rP0Y9p4NHABBWspjY2076w8dXWqbQxCn8wJ7m wSvMxTsF0eLXTc0DjCGEMX6tzDmcj45JaNdY9zPUQvQV2pDYaTV0FvRW95g2z62Addnh sqZxXSiIRbUtTVG6jif79KR7QiuI4ICnmXPHeIYIUG6WkChqHMyOIDE+i2JyR8fHvujM nNa2eWk3y1vbimVl0gjhygux376yAczo7Kriqq8+yKp0EWE5nZcM6pT1493kZjfjd4Dc 50Ew== X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of keith.busch@intel.com designates 192.55.52.88 as permitted sender) smtp.mailfrom=keith.busch@intel.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com X-Gm-Message-State: AJcUukdiPIcqMAuwsw35eLNpkH+nvFVFfxdmhJgTV3vKxaLsDMNxF/kH EsoE0dpHTxtHqXfmrLDq8MpZ9JG+5tPbSbTeOccLlikujj8OJHX0A45qg7pC1En6CUwoJQDj8cS ZqWiPLztjLjnkNQKkL7WND+0FBKJux9T+JiMsF2c6cUWTY2c2wPr64wqXF30xl+I2VQ== X-Received: by 2002:a17:902:8e8a:: with SMTP id bg10mr11096801plb.192.1547661585888; Wed, 16 Jan 2019 09:59:45 -0800 (PST) X-Google-Smtp-Source: ALg8bN7MDGLrd387IRG/L4vY/YqEQYGqN+im85k21LafgSeDxexHIaSXNbIEMyGqUo81GvWvvi3d X-Received: by 2002:a17:902:8e8a:: with SMTP id bg10mr11096717plb.192.1547661584490; Wed, 16 Jan 2019 09:59:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547661584; cv=none; d=google.com; s=arc-20160816; b=RP+KhhibzFDX/yiVLvRSdYXQKEDRvzmBXvat3bVLf6x0toKUh79+ltSJ2pXiOerEOQ dN4SyK3s8NE36lqo1CnNRPQea6pCguzKrFIgXuf92tV/d8uCEQTkU1eJFQqCMtfkwFps zbJoSTcNOK5+5Nws/QhdE4IFxTpCWkmnxz2NrdS+mKXzuj+Nba5EaFqT9rDNkXtmJerJ R7gkOAYtQY1sTp+Hi9Rq6m0VO41bdBYcKRgOgpxgU7vkvDKwP/aoX0vhvf7jD+y+KrKs +0an176SBEP0MbL5UPxc+huGup4Bg3boSKgNky43toOjpJ5uGLd87NaGvwX0yr36Jqzo Fz4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=references:in-reply-to:message-id:date:subject:cc:to:from; bh=4kD6ZHyV2w+PBG7/eC9i2wK3AWeBk12p5dRzIBQMOTQ=; b=dzMX7181GdvljTIFlszmfGhH6N/j1LnFJAm6B88MOhtzI+aQdJVrbU+1QQ+naGoHlJ REVeC/wRYyXiRq3oHypJwZgBFJzAEZ1oIq+iAgqLbSRyCp1ISvfxGGCjZMqOBdtYGP/W hUZiPID3SmDRArpqmNtRMBVekZu1+keaDwUPvd3eP2KKTit/MfAMJv1PYj+3W9rWsnZ9 yGCpD4cM3cj1+p4DRz5CDZsOJ+EThymotPgI0oqFu/iAAzUxApLla8CDJ9BemoEchhtt exRhpfgslN9BnOzgg+4ZFlIHUOXTpBdD4/ua2u1D4ZJpGZS/8MF0JRlLzZFAbkYEOwPq UjHg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of keith.busch@intel.com designates 192.55.52.88 as permitted sender) smtp.mailfrom=keith.busch@intel.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from mga01.intel.com (mga01.intel.com. [192.55.52.88]) by mx.google.com with ESMTPS id 1si3509983plk.296.2019.01.16.09.59.44 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 16 Jan 2019 09:59:44 -0800 (PST) Received-SPF: pass (google.com: domain of keith.busch@intel.com designates 192.55.52.88 as permitted sender) client-ip=192.55.52.88; Authentication-Results: mx.google.com; spf=pass (google.com: domain of keith.busch@intel.com designates 192.55.52.88 as permitted sender) smtp.mailfrom=keith.busch@intel.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by fmsmga101.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 16 Jan 2019 09:59:44 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,487,1539673200"; d="scan'208";a="117227813" Received: from unknown (HELO localhost.lm.intel.com) ([10.232.112.69]) by fmsmga008.fm.intel.com with ESMTP; 16 Jan 2019 09:59:42 -0800 From: Keith Busch To: linux-kernel@vger.kernel.org, linux-acpi@vger.kernel.org, linux-mm@kvack.org Cc: Greg Kroah-Hartman , Rafael Wysocki , Dave Hansen , Dan Williams , Keith Busch Subject: [PATCHv4 13/13] doc/mm: New documentation for memory performance Date: Wed, 16 Jan 2019 10:58:04 -0700 Message-Id: <20190116175804.30196-14-keith.busch@intel.com> X-Mailer: git-send-email 2.13.6 In-Reply-To: <20190116175804.30196-1-keith.busch@intel.com> References: <20190116175804.30196-1-keith.busch@intel.com> X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: X-Virus-Scanned: ClamAV using ClamSMTP Platforms may provide system memory where some physical address ranges perform differently than others, or is side cached by the system. Add documentation describing a high level overview of such systems and the perforamnce and caching attributes the kernel provides for applications wishing to query this information. Reviewed-by: Mike Rapoport Signed-off-by: Keith Busch --- Documentation/admin-guide/mm/numaperf.rst | 184 ++++++++++++++++++++++++++++++ 1 file changed, 184 insertions(+) create mode 100644 Documentation/admin-guide/mm/numaperf.rst diff --git a/Documentation/admin-guide/mm/numaperf.rst b/Documentation/admin-guide/mm/numaperf.rst new file mode 100644 index 000000000000..963fbd3004d3 --- /dev/null +++ b/Documentation/admin-guide/mm/numaperf.rst @@ -0,0 +1,184 @@ +.. _numaperf: + +============= +NUMA Locality +============= + +Some platforms may have multiple types of memory attached to a single +CPU. These disparate memory ranges share some characteristics, such as +CPU cache coherence, but may have different performance. For example, +different media types and buses affect bandwidth and latency. + +A system supporting such heterogeneous memory by grouping each memory +type under different "nodes" based on similar CPU locality and performance +characteristics. Some memory may share the same node as a CPU, and others +are provided as memory only nodes. While memory only nodes do not provide +CPUs, they may still be directly accessible, or local, to one or more +compute nodes. The following diagram shows one such example of two compute +nodes with local memory and a memory only node for each of compute node: + + +------------------+ +------------------+ + | Compute Node 0 +-----+ Compute Node 1 | + | Local Node0 Mem | | Local Node1 Mem | + +--------+---------+ +--------+---------+ + | | + +--------+---------+ +--------+---------+ + | Slower Node2 Mem | | Slower Node3 Mem | + +------------------+ +--------+---------+ + +A "memory initiator" is a node containing one or more devices such as +CPUs or separate memory I/O devices that can initiate memory requests. +A "memory target" is a node containing one or more physical address +ranges accessible from one or more memory initiators. + +When multiple memory initiators exist, they may not all have the same +performance when accessing a given memory target. Each initiator-target +pair may be organized into different ranked access classes to represent +this relationship. The highest performing initiator to a given target +is considered to be one of that target's local initiators, and given +the highest access class, 0. Any given target may have one or more +local initiators, and any given initiator may have multiple local +memory targets. + +To aid applications matching memory targets with their initiators, the +kernel provides symlinks to each other. The following example lists the +relationship for the class "0" memory initiators and targets, which is +the of nodes with the highest performing access relationship:: + + # symlinks -v /sys/devices/system/node/nodeX/class0/ + relative: /sys/devices/system/node/nodeX/class0/targetY -> ../../nodeY + + # symlinks -v /sys/devices/system/node/nodeY/class0/ + relative: /sys/devices/system/node/nodeY/class0/initiatorX -> ../../nodeX + +The linked nodes will also have their node numbers set in the class's +target and initiator nodelist entries. Following the same example as +above may look like the following:: + + # cat /sys/devices/system/node/nodeX/class0/target_nodelist + Y + + # cat /sys/devices/system/node/nodeY/class0/initiator_nodelist + X + +An example showing how this may be used to run a particular task on CPUs +and memory using best class nodes for a particular PCI device can be done +using existing 'numactl' as follows:: + + # NODE=$(cat /sys/devices/pci:0000:00/.../numa_node) + # numactl --membind=$(cat /sys/devices/node/node${NODE}/class0/target_nodelist) \ + --cpunodebind=$(cat /sys/devices/node/node${NODE}/class0/initiator_nodelist) \ + -- + +================ +NUMA Performance +================ + +Applications may wish to consider which node they want their memory to +be allocated from based on the node's performance characteristics. If +the system provides these attributes, the kernel exports them under the +node sysfs hierarchy by appending the attributes directory under the +memory node's class 0 initiators as follows:: + + /sys/devices/system/node/nodeY/class0/ + +These attributes apply only to the memory initiator nodes that have the +same class access and are symlink under the class, and are set in the +initiators' nodelist. + +The performance characteristics the kernel provides for the local initiators +are exported are as follows:: + + # tree -P "read*|write*" /sys/devices/system/node/nodeY/class0/ + /sys/devices/system/node/nodeY/class0/ + |-- read_bandwidth + |-- read_latency + |-- write_bandwidth + `-- write_latency + +The bandwidth attributes are provided in MiB/second. + +The latency attributes are provided in nanoseconds. + +========== +NUMA Cache +========== + +System memory may be constructed in a hierarchy of elements with various +performance characteristics in order to provide large address space of +slower performing memory side-cached by a smaller higher performing +memory. The system physical addresses that initiators are aware of +are provided by the last memory level in the hierarchy. The system +meanwhile uses higher performing memory to transparently cache access +to progressively slower levels. + +The term "far memory" is used to denote the last level memory in the +hierarchy. Each increasing cache level provides higher performing +initiator access, and the term "near memory" represents the fastest +cache provided by the system. + +This numbering is different than CPU caches where the cache level (ex: +L1, L2, L3) uses a CPU centric view with each increased level is lower +performing. In contrast, the memory cache level is centric to the last +level memory, so the higher numbered cache level denotes memory nearer +to the CPU, and further from far memory. + +The memory side caches are not directly addressable by software. When +software accesses a system address, the system will return it from the +near memory cache if it is present. If it is not present, the system +accesses the next level of memory until there is either a hit in that +cache level, or it reaches far memory. + +An application does not need to know about caching attributes in order +to use the system. Software may optionally query the memory cache +attributes in order to maximize the performance out of such a setup. +If the system provides a way for the kernel to discover this information, +for example with ACPI HMAT (Heterogeneous Memory Attribute Table), +the kernel will append these attributes to the NUMA node memory target. + +When the kernel first registers a memory cache with a node, the kernel +will create the following directory:: + + /sys/devices/system/node/nodeX/side_cache/ + +If that directory is not present, the system either does not not provide +a memory side cache, or that information is not accessible to the kernel. + +The attributes for each level of cache is provided under its cache +level index:: + + /sys/devices/system/node/nodeX/side_cache/indexA/ + /sys/devices/system/node/nodeX/side_cache/indexB/ + /sys/devices/system/node/nodeX/side_cache/indexC/ + +Each cache level's directory provides its attributes. For example, the +following shows a single cache level and the attributes available for +software to query:: + + # tree sys/devices/system/node/node0/side_cache/ + /sys/devices/system/node/node0/side_cache/ + |-- index1 + | |-- associativity + | |-- level + | |-- line_size + | |-- size + | `-- write_policy + +The "associativity" will be 0 if it is a direct-mapped cache, and non-zero +for any other indexed based, multi-way associativity. + +The "level" is the distance from the far memory, and matches the number +appended to its "index" directory. + +The "line_size" is the number of bytes accessed on a cache miss. + +The "size" is the number of bytes provided by this cache level. + +The "write_policy" will be 0 for write-back, and non-zero for +write-through caching. + +======== +See Also +======== +.. [1] https://www.uefi.org/sites/default/files/resources/ACPI_6_2.pdf + Section 5.2.27