From patchwork Wed Feb 5 01:40:00 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rik van Riel X-Patchwork-Id: 13960405 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 28357C02193 for ; Wed, 5 Feb 2025 01:42:00 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 84DED280028; Tue, 4 Feb 2025 20:41:58 -0500 (EST) Received: by kanga.kvack.org (Postfix, from userid 40) id 7F977280009; Tue, 4 Feb 2025 20:41:58 -0500 (EST) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 6737E280028; Tue, 4 Feb 2025 20:41:58 -0500 (EST) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0015.hostedemail.com [216.40.44.15]) by kanga.kvack.org (Postfix) with ESMTP id 44569280009 for ; Tue, 4 Feb 2025 20:41:58 -0500 (EST) Received: from smtpin29.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay08.hostedemail.com (Postfix) with ESMTP id E4E0114041D for ; Wed, 5 Feb 2025 01:41:57 +0000 (UTC) X-FDA: 83084189874.29.E85B377 Received: from shelob.surriel.com (shelob.surriel.com [96.67.55.147]) by imf13.hostedemail.com (Postfix) with ESMTP id 6071520007 for ; Wed, 5 Feb 2025 01:41:56 +0000 (UTC) Authentication-Results: imf13.hostedemail.com; dkim=none; spf=pass (imf13.hostedemail.com: domain of riel@shelob.surriel.com designates 96.67.55.147 as permitted sender) smtp.mailfrom=riel@shelob.surriel.com; dmarc=none ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1738719716; h=from:from:sender:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=OzOWNXCbdygkBtJqfnE6pzP7kkpaLLgmCvcR9CDWv5c=; b=JXVQP0OwIsip1IDNIgeDYW9CH/oVY1PdsdFiT6pDbgNUr/jza+YyL1zeRp73Yj6CQYOJnq llewxfYEAWIvcVg4Mx87Ko08V12+6jxEuHH8jXBwMgKgFeqHzlUy+LRSBG623+nE4HvekZ E9gJhaKXhYEM0vSZk1PvSllBRureyD0= ARC-Authentication-Results: i=1; imf13.hostedemail.com; dkim=none; spf=pass (imf13.hostedemail.com: domain of riel@shelob.surriel.com designates 96.67.55.147 as permitted sender) smtp.mailfrom=riel@shelob.surriel.com; dmarc=none ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1738719716; a=rsa-sha256; cv=none; b=Dx1KyCKpwbJMths07szX2yFzQqilhx6fV/SNu3RrJjjy+1jL2bieyscEpdaE0ZSxdHjhnN IH+TQMadTQTpPs1vM2md6mT0VOagSyLHi6na9AdNS14zFffQuXfSWWRPx4is5UfnjTU5QZ +OfrXLhL0sAvPNJPH/32M+FwHohhcRY= Received: from fangorn.home.surriel.com ([10.0.13.7]) by shelob.surriel.com with esmtpsa (TLS1.2) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.97.1) (envelope-from ) id 1tfUP4-000000004Cs-3P3F; Tue, 04 Feb 2025 20:40:34 -0500 From: Rik van Riel To: x86@kernel.org Cc: linux-kernel@vger.kernel.org, bp@alien8.de, peterz@infradead.org, dave.hansen@linux.intel.com, zhengqi.arch@bytedance.com, nadav.amit@gmail.com, thomas.lendacky@amd.com, kernel-team@meta.com, linux-mm@kvack.org, akpm@linux-foundation.org, jannh@google.com, mhklinux@outlook.com, andrew.cooper3@citrix.com, Rik van Riel , Manali Shukla Subject: [PATCH v8 11/12] x86/mm: enable AMD translation cache extensions Date: Tue, 4 Feb 2025 20:40:00 -0500 Message-ID: <20250205014033.3626204-12-riel@surriel.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20250205014033.3626204-1-riel@surriel.com> References: <20250205014033.3626204-1-riel@surriel.com> MIME-Version: 1.0 X-Rspamd-Queue-Id: 6071520007 X-Rspam-User: X-Rspamd-Server: rspam11 X-Stat-Signature: wyme47iyrc5ci7mpemqcsh5rg8sm4pz1 X-HE-Tag: 1738719716-524801 X-HE-Meta: U2FsdGVkX18oHgBW4kUl3johChy22y5W1o+i5g2UpifiZRcxq4f9D5P3xG3/QmewqS+2eU8lzpp7Kfvg3qkth33+DMaXWuyDdxpzihS/Em9c3Y9LOMZSAccQvQNfQv0WGpPi9QeWBRD4oHlz2z5se9/kDqiEtIxYNo0v2LJrQ9qDtZk5SwL9xJ/Gffjr/RdYvwNV1008umSsK/7ZxABZOGW8w1vI8rj0+/D86epYDVjjhdnbUuahBaDQ4up4M5vNq00GsxnADyPIhY9iCSSuOeS49UilUpxDMEoxEssE6C+1LYxtIY/meMRLswqagQZ7qrGf0AvifFwNgaJaMco9r/PxVf+XAFQy/etHu2nvp24NAk7hxprSIMPwcb/vjFDDqwhkJXnxhovu1jEJwIcnaX4E4nCgJUelhsz8+er07DbgR4QS3A5MkX9zosRC5iDDpUpCLPgPz7VNxteviZW/VfKScskgx51DUm6Qs7QM4hAX9p/TojCPSLwT66O6JBNVA6y2c/SntNVVdGg4yWL5/vvm1SXKA8GnqBw32LogQbilAt2lqT8NOCznhjy6/KsOZRRTNWdJg7Ljy+H0aVSUpNhtcSMd1xr3TSq+By+++1zT5mCn90a4w7NXfu4oLJtvjs4Zu5aypTl/uyo/TOpdAqTaLy6iUR1doOWGaVha12LhjpuznC+VQdfNuEm7WEyeS7jFIbYQlhOfRmpOHlKWANV1Yx9HrLDifwrbkrgEAu8EBO1+rdK0GIW2gD8tVGuihrPgMX4Z8QAgSIuXZAopRM1GN7GAKlPJb/51gyvf1TZVLqTMLWFgJ+NQg/65c8SNJGIEnlZiNb5lTDm5L40ZjanfJYDW55Ljgb6UPRlFxgYYnKBsuJ+flL00/ShY9kRUAL5kjDdXCcwCVdapKxVRTKIDVaeQsRXNKp1m1zxfjAvn57wPeuvJ+VHGZi9/ePoLSroBha0hyT+CxnOMWPc eoVfDapt siZVTYtEYZ0uwYm3jIZ/WLMIQbW5gt6gvtjbu+rIhCCvXC2tjlCyxnX4Mol78m3LL7U6psZZlWrrDvmge5lWhfZ/lVqVeY34Gjt1YSPTpavGlYsHgl3gR9a4ZucDGKLwWxjODgUYaXH7NE7pHFwmDrhk69nn+uubtc6sb6GjtUBbqnMGRvtRgc9Bud/QAEGI9pRVSDS5t8lXPA4mdVdJbjQgfyBbN5d5DLiX6rVhn/ZtGf1QDdqJ+DIynlAhaWwkkPCIhea8sS6g3jv3D/QUhiA/HEszt4morNrM84cQcs73/kTPP2tBDtJvOcbP09mW2q5y74KvV782V57ap/f0KLQ1ZD8OjxXuTLKlvGzxmQyk0VTk4GKfXGqA572CYCq3voFOoVp8KKIetWqRUJHhXlEx/ZpkxEBghaHixiCR+Gbwnb1hhM/FMdhJHARvLjqLYd/dhntYXCQ4F4wFAY9kE3KrQTQ85EyzZFLEjaSnxnFh2b7cRCexHaHKn2Q== X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: With AMD TCE (translation cache extensions) only the intermediate mappings that cover the address range zapped by INVLPG / INVLPGB get invalidated, rather than all intermediate mappings getting zapped at every TLB invalidation. This can help reduce the TLB miss rate, by keeping more intermediate mappings in the cache. From the AMD manual: Translation Cache Extension (TCE) Bit. Bit 15, read/write. Setting this bit to 1 changes how the INVLPG, INVLPGB, and INVPCID instructions operate on TLB entries. When this bit is 0, these instructions remove the target PTE from the TLB as well as all upper-level table entries that are cached in the TLB, whether or not they are associated with the target PTE. When this bit is set, these instructions will remove the target PTE and only those upper-level entries that lead to the target PTE in the page table hierarchy, leaving unrelated upper-level entries intact. Signed-off-by: Rik van Riel Tested-by: Manali Shukla --- arch/x86/include/asm/msr-index.h | 2 ++ arch/x86/kernel/cpu/amd.c | 4 ++++ tools/arch/x86/include/asm/msr-index.h | 2 ++ 3 files changed, 8 insertions(+) diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index 3ae84c3b8e6d..dc1c1057f26e 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -25,6 +25,7 @@ #define _EFER_SVME 12 /* Enable virtualization */ #define _EFER_LMSLE 13 /* Long Mode Segment Limit Enable */ #define _EFER_FFXSR 14 /* Enable Fast FXSAVE/FXRSTOR */ +#define _EFER_TCE 15 /* Enable Translation Cache Extensions */ #define _EFER_AUTOIBRS 21 /* Enable Automatic IBRS */ #define EFER_SCE (1<<_EFER_SCE) @@ -34,6 +35,7 @@ #define EFER_SVME (1<<_EFER_SVME) #define EFER_LMSLE (1<<_EFER_LMSLE) #define EFER_FFXSR (1<<_EFER_FFXSR) +#define EFER_TCE (1<<_EFER_TCE) #define EFER_AUTOIBRS (1<<_EFER_AUTOIBRS) /* diff --git a/arch/x86/kernel/cpu/amd.c b/arch/x86/kernel/cpu/amd.c index bcf73775b4f8..21076252a491 100644 --- a/arch/x86/kernel/cpu/amd.c +++ b/arch/x86/kernel/cpu/amd.c @@ -1071,6 +1071,10 @@ static void init_amd(struct cpuinfo_x86 *c) /* AMD CPUs don't need fencing after x2APIC/TSC_DEADLINE MSR writes. */ clear_cpu_cap(c, X86_FEATURE_APIC_MSRS_FENCE); + + /* Enable Translation Cache Extension */ + if (cpu_feature_enabled(X86_FEATURE_TCE)) + msr_set_bit(MSR_EFER, _EFER_TCE); } #ifdef CONFIG_X86_32 diff --git a/tools/arch/x86/include/asm/msr-index.h b/tools/arch/x86/include/asm/msr-index.h index 3ae84c3b8e6d..dc1c1057f26e 100644 --- a/tools/arch/x86/include/asm/msr-index.h +++ b/tools/arch/x86/include/asm/msr-index.h @@ -25,6 +25,7 @@ #define _EFER_SVME 12 /* Enable virtualization */ #define _EFER_LMSLE 13 /* Long Mode Segment Limit Enable */ #define _EFER_FFXSR 14 /* Enable Fast FXSAVE/FXRSTOR */ +#define _EFER_TCE 15 /* Enable Translation Cache Extensions */ #define _EFER_AUTOIBRS 21 /* Enable Automatic IBRS */ #define EFER_SCE (1<<_EFER_SCE) @@ -34,6 +35,7 @@ #define EFER_SVME (1<<_EFER_SVME) #define EFER_LMSLE (1<<_EFER_LMSLE) #define EFER_FFXSR (1<<_EFER_FFXSR) +#define EFER_TCE (1<<_EFER_TCE) #define EFER_AUTOIBRS (1<<_EFER_AUTOIBRS) /*