From patchwork Thu Mar 6 04:42:38 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Balbir Singh X-Patchwork-Id: 14003830 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9BB7DC282D1 for ; Thu, 6 Mar 2025 04:47:00 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 635686B00A4; Wed, 5 Mar 2025 23:46:59 -0500 (EST) Received: by kanga.kvack.org (Postfix, from userid 40) id 5E4E66B00A5; Wed, 5 Mar 2025 23:46:59 -0500 (EST) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 3C4836B00A6; Wed, 5 Mar 2025 23:46:59 -0500 (EST) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0014.hostedemail.com [216.40.44.14]) by kanga.kvack.org (Postfix) with ESMTP id 18C356B00A4 for ; Wed, 5 Mar 2025 23:46:59 -0500 (EST) Received: from smtpin19.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay01.hostedemail.com (Postfix) with ESMTP id 565C41C9FBB for ; Thu, 6 Mar 2025 04:46:59 +0000 (UTC) X-FDA: 83189891358.19.485D015 Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2053.outbound.protection.outlook.com [40.107.236.53]) by imf10.hostedemail.com (Postfix) with ESMTP id 7CE63C0007 for ; Thu, 6 Mar 2025 04:46:56 +0000 (UTC) Authentication-Results: imf10.hostedemail.com; dkim=pass header.d=Nvidia.com header.s=selector2 header.b=l2oKZSfw; spf=pass (imf10.hostedemail.com: domain of balbirs@nvidia.com designates 40.107.236.53 as permitted sender) smtp.mailfrom=balbirs@nvidia.com; arc=pass ("microsoft.com:s=arcselector10001:i=1"); dmarc=pass (policy=reject) header.from=nvidia.com ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1741236416; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=YIumqqK46CHVi5Q85D2yejJUrMjvB3LIFwEsKiYdW/4=; b=quwMS8Gzb455iItBm6DORxiHEI1rWDNrrUIf6YynnnHAztiiwawx89qtBduH325c7ToUGc efQMDmbttJKA8Qp+kiHMIOZqSd9+cnXblHO5WNAlBp53W6lnU8kzO/DtneosEAb8D+2wXv GkmZnEqiHQ6q3jdRIjNnf44Z3A7FE+8= ARC-Seal: i=2; s=arc-20220608; d=hostedemail.com; t=1741236416; a=rsa-sha256; cv=pass; b=UeiiZfm7mMFFez2VgcWREX/WYjR+MKTXzMR53cE2FJEMUfMg/akzVCQqG3ZC7fe9m1wDC9 VDwev9mFOEjXwlVEDmRnzvyCjo1YgS3NFcANQkKnOtN0VfVmOa4C/ubd2tigjgQYJDy7dp w2eOdPg7AVDfykYXwuPHM1EeuzMGOQU= ARC-Authentication-Results: i=2; imf10.hostedemail.com; dkim=pass header.d=Nvidia.com header.s=selector2 header.b=l2oKZSfw; spf=pass (imf10.hostedemail.com: domain of balbirs@nvidia.com designates 40.107.236.53 as permitted sender) smtp.mailfrom=balbirs@nvidia.com; arc=pass ("microsoft.com:s=arcselector10001:i=1"); dmarc=pass (policy=reject) header.from=nvidia.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=kWQvGsRe1MDxNfLPjC4CaSLNSjahhIBgAlyGgRVci4u6kmr/IfWZR/8IODqgWTUnedKX3WKRH2riTLGUKzOezw6z/4chm6Y2ndQ0pKbGRJCs17FhPT+NuNVZWxPIkpOfpGQAqJA4yhGTSAnEyVVnI12Pzd7hcRTMBeVyW/w8fwyHmHAQIulJlEmLHVCZv/GTOGNIj3DyNI6vfSV0x2GHfJMYDN+69TkI8drAEc1Thvq2uDV7Mt7J2eQCRWfh5jXnAkZBUlroVaWBbbHaTqFmoD1SG0J4lhgspOx4z9CCxRktbddeUVwc6emZin2u9qiiGPvcAEQafrFleq0gcKyLEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YIumqqK46CHVi5Q85D2yejJUrMjvB3LIFwEsKiYdW/4=; b=fGuFWr7hsJlz6h95a3FZoyM89IxcDwp7x97vHUHsNOUkIL1a/zps/wbUzI0mPiidxK3STvR16yG0ysuMO7LlHHgPkY2pOcWQg5LoVILvrd0tdZ1a6irCFAY0KKouXjCzOCtT8qVLXYJqbgJfwyahtUs7nFRcff9TghcapJHcRG4SaTQlRmxnjdKJJcTe+00VJqbsEU6WQXMYOL0evkVVSWbbXZotdsTxm5U3s2QeVjySXLlKaNqj5WjQXkPqu2feOafdUd5UkKRtF9CIcTWoc7Gq9egqXpRRB6ziChFPnfJoNPfgRS5yFa3vtldhEsh40mXCbSGQJTkfXhKumuy4qA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YIumqqK46CHVi5Q85D2yejJUrMjvB3LIFwEsKiYdW/4=; b=l2oKZSfwf1nOkfKd0GQ2BCPWTv7OaO6tH0fuuC9D5KK9sOPNzx9JlaXHR9Kvk63UWVZ5nPS5I74kYie78zoIoamWbXLDtAX1i+qHIoBiZXkTQteGfSz6cSB7jKbE6oNxtABR8GUyF32xptEKO4AV+ZnyiJEUmj2hEnoXjGuPJhwygsWuomxvy6sxHoUM0r6q+7qZKfPksmGYf5XAZugAEPPSdK0glDgWN5hoKL3QpbFVwltHii8AyPoTFtHnxzWOgWfp81oc5hFub0LVPrCFE4I4sjFzt5RyZfud3RLilx2mI1oGyP+jUjtwjKZN0S62AD7ESRL52NVrf+04KPLOgA== Received: from SA1PR12MB7272.namprd12.prod.outlook.com (2603:10b6:806:2b6::7) by SJ0PR12MB5674.namprd12.prod.outlook.com (2603:10b6:a03:42c::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.17; Thu, 6 Mar 2025 04:44:08 +0000 Received: from SA1PR12MB7272.namprd12.prod.outlook.com ([fe80::a970:b87e:819a:1868]) by SA1PR12MB7272.namprd12.prod.outlook.com ([fe80::a970:b87e:819a:1868%7]) with mapi id 15.20.8489.028; Thu, 6 Mar 2025 04:44:08 +0000 From: Balbir Singh To: linux-mm@kvack.org, akpm@linux-foundation.org Cc: dri-devel@lists.freedesktop.org, nouveau@lists.freedesktop.org, Balbir Singh , Karol Herbst , Lyude Paul , Danilo Krummrich , David Airlie , Simona Vetter , =?utf-8?b?SsOpcsO0bWUgR2xpc3Nl?= , Shuah Khan , David Hildenbrand , Barry Song , Baolin Wang , Ryan Roberts , Matthew Wilcox , Peter Xu , Zi Yan , Kefeng Wang , Jane Chu , Alistair Popple , Donet Tom Subject: [RFC 10/11] selftests/mm/hmm-tests: new tests for zone device THP migration Date: Thu, 6 Mar 2025 15:42:38 +1100 Message-ID: <20250306044239.3874247-11-balbirs@nvidia.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250306044239.3874247-1-balbirs@nvidia.com> References: <20250306044239.3874247-1-balbirs@nvidia.com> X-ClientProxiedBy: SJ0PR03CA0295.namprd03.prod.outlook.com (2603:10b6:a03:39e::30) To SA1PR12MB7272.namprd12.prod.outlook.com (2603:10b6:806:2b6::7) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SA1PR12MB7272:EE_|SJ0PR12MB5674:EE_ X-MS-Office365-Filtering-Correlation-Id: 1b78c234-3e1c-40a4-3dd5-08dd5c69882a X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|7416014|376014; X-Microsoft-Antispam-Message-Info: hbD9zz4fPIK2YBtJ4XMblryQFvEdaPJBSofY3j74Z6n7NTw0nHzXzFtOm4gEcmkmeMeo6ljgTsDHxmN6Gzj34Ny3Sl507Eg1q6PDUPxueNp7VtRQqQb1S1tyyUW3MerNoW9CPUtRResmP6kzS4g+3+X8xblrI5JZpvp9l3nyQc/X5k0ngBwzECk1q8uGB4z19w7c9uc1zL7/5lyedTHqIKDKq3gP5rVxjtcqU95qCKEw3ohIt79+UDxR/e0QaYiHhaBi7G2DKlNr+p/393vVYKx+SlPWWcT8IyHutIbpJibOVa9dl4jhuVuUAV/zdhA8X689zjZT6gAL+SMX84t70WRYDA6ozrS10JZyV9QVGyV2zQRGLJq6WmEvutCbYBIU+RHSLytQRU1dUJ0GVZ9V4HJvIe134n3nOoR9FAr6fYiiyUiYcfOr79H9Gttz/+7brEBqJNPwZh2hh2Wlzdt5fA9HK6Qbs/3+zXsLKyTEMl9QT4qljJETPZN1oWtm+iTcFaO/248gPzDbfpyyFN8IcoZlRL8pytuNu5nCcn17z/3A4QGQc25Eux5g7mAZ3DlfrcP9QakawHHntOFOUdTfLo7ZTyvDvCp+DWe8Cu/3o2o2MjbTzXoXqr7PuP53Z1ibowJNFM6Mj6DzUBi04oQrQ1qz4kNlw98eGEHYOR37xlIlnqGyFeyox/q9tXlmwrVGbP3Tgwp+jUfRcjTaZ0wUs5ArY3xiynqzlmXGzEvUs2SRmxNdrgqy5nA8IjueqQSfKLQR9TV52RW8JndK8ncbeSuW7uv1ekE9kHW3+KbHrL+C4bHiXZHHBkEuDJLro8sjPgbVaNxDXQFCq7JgwBL4d0M18uKnyrJGN1d/C+CQZhp6rIRNA4jTP3ZIvatBPnB8J5Mwbip9XzZFNIvapeJ9FTuxCOKsSdZ2MmIfxINnkyJ9VgOA6an9hubQtlWsuIcfPbfRNsEvMEXPovuGCDul4SIZ2Me6al7Sk7k7ch3+TSFWjZmFSY76aZr/SJCRO07WnB5eKLGxrPlNAPwz1h25Le6OSVK4rlg+xPzgxD3G86qpRfBRMV2hxTwZycB7ffKWut9TMhTh7M+2HCeOiKEPj0aF3qOz7jFPBo2HetbL5rYpy9fBtjIML0egWOv6X6YB7nXW7HmhLhVNkjkuDHeYoBiip3D1lSbDKR123ZrsIXPh2dO0/4/T36cv3yxeTY8yK4h5Dio8T/8mpbTuwHiic5KYcG8+1vEZ9tkAGQ384RGviHHU9aPBD2awjeAmpR1GHDyxxX/QHKDDC9UxLfcdWqW2d/nYOaJi5WiWdZsY/R974nvjUPHnYLpLHx7cffkDAQq++WJHOPS8CEwGjy3UEVqe6jam03Rf5v+IhzgpEpEw0yF9ZMEtlLhLU6GIWRdO X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SA1PR12MB7272.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(7416014)(376014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 3Gj2Y0cm6Wk1dS0Bli0ktLohiOFN43Assump4mSHOOAW1EqBAQRyWAVQPMe/klRUELJ+zQwoJ4fH81zXYMSJxyME7szuQ4w3n9DdThiMGiv6oHwUy0JCRXzINexnMdjNRmV7OIeD8pFDzONUaI+6bv5eSXxI+a7PTn+jeYCHcFwZ3S3HQ6dGaroF2Ylyj3gCvKuhXNqyHFO/4AdAYe0VJBSqx5Z7xPDP8YtVBXe9+33vZ2Ww4bjU7l9Tk/8DXSyjYkDePL2FvyjZq15laK5TFKlzwLWDaJT0W84bRJcfdyOYUQb7JR4OMslegOuqtk3NgDKgMxxusrARbP4TBDXa3w0VKpuf8q4AkmpmlgicHkLM4cCEPRE8+yu/C5qnZDH43jM0/i8McderLsQ5f8xI8iQTN0W+NLri+t1XbB9DgdlZP5ET0oLXRI+cMylW0G6vLCrnlsbw72yFgn70tkx3bpqOow/erWRY87nYcLng3xJdaw0OmgqGmxuqExPYWhGG2I2CRb1e5DFxYINq6MC2CEmBqquqfa8VoGEUF85iteF+7pL92vksgrdXA8c281ZJYoaG2XKnM3vxSPRjprAfb469XZREAc/62q9/9+29gxDTVxk2UphXqXgZeEGO5B+aqaSSVFNOuQoWfeznLERU4K2LqzoiY4R9vjpxVkHjUF2bdQLFDsYpnI+ml5sYScAOGYO1qTqPZ8yalCCJhNrxEvs5glmkGSJ08q2M6X/pyPFeYtnEx3Q9eex5VEIOE+ehZbcYxnx0vJmecbJ9OUO8iBl+CDJpjfaam0fbHQpsARdTtKAQj27HTV/bTHtPoaliQ0QydQasHdmLb5oSK3vLvHFQ6oEWI/YjHzJ9yAsvaxCg/LgFjV9f9wK2ZsiZTMEr/seMVzSeutIiFQYJRoGM8ZpQP02ge90UIqK2egw3JWC/hxqqEyjAWQBxvK3VBe06XEg7Ytmk+P57rTlV8cmGCMyHCrEcFmqd5jXVEWKiTp4GpUy57BIlYh0Qzvv6fGiWm4hlKaOpPqTw2+PGRIFz0Lznqj5uF6ekHBzt28pWJ0WaFQbcdOumFL3MwgPIhKMzDEQQRQ0pF+vvfoqfiXcKwURy3Bxkeh+D3dtvzLvLbWg30gJ5tq7NYH6THzo9GvQc18ENtke81iluD9ZePD0lRIK71BQ0UxilhzjPEeA7nxXA1Ph21roSQ4rOtkEVkNH1asAF+T4z9iKjYY0WJOLUENcxt77ASpQQyVLrfZwrWi65XWimyFBhf8tlCKNX0IyCDks5s8FHZGaAMQs4+rmNu81hq3DP3z6UWBUtp+NSbmEFTwdCc1posbGTLZzsjnPt+3KtmUjmBtX2eGxncgpv+VtykRQzx1XewlD630Dq0apRE47qXFy3sICw6pH05fAn/HLSamg01Ju646YR3vvvq8BdlpSv4HRA3Et5FhIv+5PwR+k32qIgX/8gsr2ay22bK9/rywn/CPWDncD6nJqGfA8L7Gu7T/qbRTo5Kq1Ueq+QIcviJ1eqRwS3eI/fYU7fZSax0yfrpkcJA4topHRBWTntQk1cV2SZciBjSVW0ke1VJHIjlMOuoSSrjn6dKxI+ X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1b78c234-3e1c-40a4-3dd5-08dd5c69882a X-MS-Exchange-CrossTenant-AuthSource: SA1PR12MB7272.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2025 04:44:08.4755 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: /G4Eu34xQ887Q2QKiEpJsVkPv+M1jj2Srf+2F+PuYVSiCAwsw1xek6gKdxOcV3SoKFR6yTd/BBhNN3wMEikppw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR12MB5674 X-Stat-Signature: 5z6tbdgiyygigmejyhcbddjtjudwokxg X-Rspamd-Queue-Id: 7CE63C0007 X-Rspam-User: X-Rspamd-Server: rspam01 X-HE-Tag: 1741236416-310324 X-HE-Meta: U2FsdGVkX1+HhNT6pDEhgFCb80gjDXbpoWJMNVbNcwh2o68U/7VuWh6An15mSUi2RkupRd6NrSFFgofrro5utiyQtEdlFwFNUZc1OQmVjjxkw73rpfPj68xlgW/FvcRzmhXlz/FXTDUcssnxabk37+lGZPcPBpchWMrtduORbzNYUuSlCVMzKeBpqCnUbQKrsqbzH9wz0ivNujqotWvGt2G0Hmnu34rjjS+5GDQ+Z5lfhkpbYwZeLtFjR1NoUM3PG7PiTM1ayBdAvR6SeddA/o/cEDwUGFKLQPGVpGJpfoDNGSn1Q0clnv0VIEN9F4GEv01co3mPPd0SRxLxX6+VqJBIEOtcQyohrfr9YOzghZloJf//U+GL7H/5ueA9+RbWe0BRiHuff6VEiUz+77+JDAOjiusi2hRZr+vGAF4cI/m8iCtef4a0FFXY+OPyfGsZWFxWRmaQnRzntMhZbrnVYFJHuCO8ZvSo/V/Ncr4gy3RC8cYZU4i1vNX3dD800K8jRemnjsOdcnB1tbu8z/v9FffR/wBsnYyTVseyQdX+HVzWJb8UdQnrbGBPdTzBa4EP9jEicIaLfgVA2xBX9gWPjy9GUWxu4ujuGBVEFXjNDmvXY+Xype8ICJ9M9GWGyr/FnednBe/KaPr6unHRSIOJG/Dvc9ww+GS6SFuFD8ghYrZ8HUhCRCmo6t2vZ1eZUirhs7bAT9RDDxDzgjwWZ3x5LJaMj1+jPISb+8yX6X+bcGPJE2e7rkCuRCXVIYdYSwEPoFfQYkLK//dv6QL8BwV1xWBvGjN8jBf8ycQVohNtvhSAHuLNtnt766oSOy291vUMXmYz+Cm6+5TZOK5uxgIaAcDe34eO3QOpcaDfUyfotcC+kM4WuuA96lCz+FpJsBRw2GJoUa6Zrot+ndkzVfUU0kRsIUXHMm+3ZZMgtkFzLi2njKyEdNpC85AQRImCNosneLafmUF3ZrXFPuweb4e hGZEy5G6 7JusgN/xZN7xNxX4x3dqZJwGfCdo7VTCyucrgEekDNgUeicSZ/sVlj8fCWCL5fS0KOz/nQP0DN8QMYt+Gw7KmTp9aJBnS2LwxuoJDpZIemg1FX5LiKfO80/PFY6yHAhV0SgZhndyQH2WYI0ssY0rwq3HFNz3ECP1aUGCLjD8+JrehdIb+B4/LS2ttEVuqqWrtKpm4mRGWlr8u7mCYue4vSM2r9mPgVmu3vVu2E2Sc6JFAVo3L3ydzgW94akC3n0zon1x/UWp5Xn16AfmHSOxrjabg7VZZqOwG+5cRNN+nYwEGDESCtGC+VRZf1FcaTNTcW9/MigehybMNUxcUOXxtLEMXwXcgXBTJHaAxuMScTOGhu6FZ9WxK0ysYxvsm16jQVeGOpY2rMbzgP4hsmhJTs78NxwlHl2cAsdDhGcw64U+c3MGudOx6b61vLo/p0wZnMqMoQEjKksorQHciRNsSuOeAoFuNLeaeOAm0GX13evRO3RZHFh/VbZhdsd78sOgWDvGh X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: Add new tests for migrating anon THP pages, including anon_huge, anon_huge_zero and error cases involving forced splitting of pages during migration. Signed-off-by: Balbir Singh --- tools/testing/selftests/mm/hmm-tests.c | 407 +++++++++++++++++++++++++ 1 file changed, 407 insertions(+) diff --git a/tools/testing/selftests/mm/hmm-tests.c b/tools/testing/selftests/mm/hmm-tests.c index 141bf63cbe05..b79274190022 100644 --- a/tools/testing/selftests/mm/hmm-tests.c +++ b/tools/testing/selftests/mm/hmm-tests.c @@ -2056,4 +2056,411 @@ TEST_F(hmm, hmm_cow_in_device) hmm_buffer_free(buffer); } + +/* + * Migrate private anonymous huge empty page. + */ +TEST_F(hmm, migrate_anon_huge_empty) +{ + struct hmm_buffer *buffer; + unsigned long npages; + unsigned long size; + unsigned long i; + void *old_ptr; + void *map; + int *ptr; + int ret; + + size = TWOMEG; + + buffer = malloc(sizeof(*buffer)); + ASSERT_NE(buffer, NULL); + + buffer->fd = -1; + buffer->size = 2 * size; + buffer->mirror = malloc(size); + ASSERT_NE(buffer->mirror, NULL); + memset(buffer->mirror, 0xFF, size); + + buffer->ptr = mmap(NULL, 2 * size, + PROT_READ, + MAP_PRIVATE | MAP_ANONYMOUS, + buffer->fd, 0); + ASSERT_NE(buffer->ptr, MAP_FAILED); + + npages = size >> self->page_shift; + map = (void *)ALIGN((uintptr_t)buffer->ptr, size); + ret = madvise(map, size, MADV_HUGEPAGE); + ASSERT_EQ(ret, 0); + old_ptr = buffer->ptr; + buffer->ptr = map; + + /* Migrate memory to device. */ + ret = hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + + /* Check what the device read. */ + for (i = 0, ptr = buffer->mirror; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], 0); + + buffer->ptr = old_ptr; + hmm_buffer_free(buffer); +} + +/* + * Migrate private anonymous huge zero page. + */ +TEST_F(hmm, migrate_anon_huge_zero) +{ + struct hmm_buffer *buffer; + unsigned long npages; + unsigned long size; + unsigned long i; + void *old_ptr; + void *map; + int *ptr; + int ret; + int val; + + size = TWOMEG; + + buffer = malloc(sizeof(*buffer)); + ASSERT_NE(buffer, NULL); + + buffer->fd = -1; + buffer->size = 2 * size; + buffer->mirror = malloc(size); + ASSERT_NE(buffer->mirror, NULL); + memset(buffer->mirror, 0xFF, size); + + buffer->ptr = mmap(NULL, 2 * size, + PROT_READ, + MAP_PRIVATE | MAP_ANONYMOUS, + buffer->fd, 0); + ASSERT_NE(buffer->ptr, MAP_FAILED); + + npages = size >> self->page_shift; + map = (void *)ALIGN((uintptr_t)buffer->ptr, size); + ret = madvise(map, size, MADV_HUGEPAGE); + ASSERT_EQ(ret, 0); + old_ptr = buffer->ptr; + buffer->ptr = map; + + /* Initialize a read-only zero huge page. */ + val = *(int *)buffer->ptr; + ASSERT_EQ(val, 0); + + /* Migrate memory to device. */ + ret = hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + + /* Check what the device read. */ + for (i = 0, ptr = buffer->mirror; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], 0); + + /* Fault pages back to system memory and check them. */ + for (i = 0, ptr = buffer->ptr; i < size / sizeof(*ptr); ++i) { + ASSERT_EQ(ptr[i], 0); + /* If it asserts once, it probably will 500,000 times */ + if (ptr[i] != 0) + break; + } + + buffer->ptr = old_ptr; + hmm_buffer_free(buffer); +} + +/* + * Migrate private anonymous huge page and free. + */ +TEST_F(hmm, migrate_anon_huge_free) +{ + struct hmm_buffer *buffer; + unsigned long npages; + unsigned long size; + unsigned long i; + void *old_ptr; + void *map; + int *ptr; + int ret; + + size = TWOMEG; + + buffer = malloc(sizeof(*buffer)); + ASSERT_NE(buffer, NULL); + + buffer->fd = -1; + buffer->size = 2 * size; + buffer->mirror = malloc(size); + ASSERT_NE(buffer->mirror, NULL); + memset(buffer->mirror, 0xFF, size); + + buffer->ptr = mmap(NULL, 2 * size, + PROT_READ | PROT_WRITE, + MAP_PRIVATE | MAP_ANONYMOUS, + buffer->fd, 0); + ASSERT_NE(buffer->ptr, MAP_FAILED); + + npages = size >> self->page_shift; + map = (void *)ALIGN((uintptr_t)buffer->ptr, size); + ret = madvise(map, size, MADV_HUGEPAGE); + ASSERT_EQ(ret, 0); + old_ptr = buffer->ptr; + buffer->ptr = map; + + /* Initialize buffer in system memory. */ + for (i = 0, ptr = buffer->ptr; i < size / sizeof(*ptr); ++i) + ptr[i] = i; + + /* Migrate memory to device. */ + ret = hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + + /* Check what the device read. */ + for (i = 0, ptr = buffer->mirror; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], i); + + /* Try freeing it. */ + ret = madvise(map, size, MADV_FREE); + ASSERT_EQ(ret, 0); + + buffer->ptr = old_ptr; + hmm_buffer_free(buffer); +} + +/* + * Migrate private anonymous huge page and fault back to sysmem. + */ +TEST_F(hmm, migrate_anon_huge_fault) +{ + struct hmm_buffer *buffer; + unsigned long npages; + unsigned long size; + unsigned long i; + void *old_ptr; + void *map; + int *ptr; + int ret; + + size = TWOMEG; + + buffer = malloc(sizeof(*buffer)); + ASSERT_NE(buffer, NULL); + + buffer->fd = -1; + buffer->size = 2 * size; + buffer->mirror = malloc(size); + ASSERT_NE(buffer->mirror, NULL); + memset(buffer->mirror, 0xFF, size); + + buffer->ptr = mmap(NULL, 2 * size, + PROT_READ | PROT_WRITE, + MAP_PRIVATE | MAP_ANONYMOUS, + buffer->fd, 0); + ASSERT_NE(buffer->ptr, MAP_FAILED); + + npages = size >> self->page_shift; + map = (void *)ALIGN((uintptr_t)buffer->ptr, size); + ret = madvise(map, size, MADV_HUGEPAGE); + ASSERT_EQ(ret, 0); + old_ptr = buffer->ptr; + buffer->ptr = map; + + /* Initialize buffer in system memory. */ + for (i = 0, ptr = buffer->ptr; i < size / sizeof(*ptr); ++i) + ptr[i] = i; + + /* Migrate memory to device. */ + ret = hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + + /* Check what the device read. */ + for (i = 0, ptr = buffer->mirror; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], i); + + /* Fault pages back to system memory and check them. */ + for (i = 0, ptr = buffer->ptr; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], i); + + buffer->ptr = old_ptr; + hmm_buffer_free(buffer); +} + +/* + * Migrate private anonymous huge page with allocation errors. + */ +TEST_F(hmm, migrate_anon_huge_err) +{ + struct hmm_buffer *buffer; + unsigned long npages; + unsigned long size; + unsigned long i; + void *old_ptr; + void *map; + int *ptr; + int ret; + + size = TWOMEG; + + buffer = malloc(sizeof(*buffer)); + ASSERT_NE(buffer, NULL); + + buffer->fd = -1; + buffer->size = 2 * size; + buffer->mirror = malloc(2 * size); + ASSERT_NE(buffer->mirror, NULL); + memset(buffer->mirror, 0xFF, 2 * size); + + old_ptr = mmap(NULL, 2 * size, PROT_READ | PROT_WRITE, + MAP_PRIVATE | MAP_ANONYMOUS, buffer->fd, 0); + ASSERT_NE(old_ptr, MAP_FAILED); + + npages = size >> self->page_shift; + map = (void *)ALIGN((uintptr_t)old_ptr, size); + ret = madvise(map, size, MADV_HUGEPAGE); + ASSERT_EQ(ret, 0); + buffer->ptr = map; + + /* Initialize buffer in system memory. */ + for (i = 0, ptr = buffer->ptr; i < size / sizeof(*ptr); ++i) + ptr[i] = i; + + /* Migrate memory to device but force a THP allocation error. */ + ret = hmm_dmirror_cmd(self->fd, HMM_DMIRROR_FLAGS, buffer, + HMM_DMIRROR_FLAG_FAIL_ALLOC); + ASSERT_EQ(ret, 0); + ret = hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + + /* Check what the device read. */ + for (i = 0, ptr = buffer->mirror; i < size / sizeof(*ptr); ++i) { + ASSERT_EQ(ptr[i], i); + if (ptr[i] != i) + break; + } + + /* Try faulting back a single (PAGE_SIZE) page. */ + ptr = buffer->ptr; + ASSERT_EQ(ptr[2048], 2048); + + /* unmap and remap the region to reset things. */ + ret = munmap(old_ptr, 2 * size); + ASSERT_EQ(ret, 0); + old_ptr = mmap(NULL, 2 * size, PROT_READ | PROT_WRITE, + MAP_PRIVATE | MAP_ANONYMOUS, buffer->fd, 0); + ASSERT_NE(old_ptr, MAP_FAILED); + map = (void *)ALIGN((uintptr_t)old_ptr, size); + ret = madvise(map, size, MADV_HUGEPAGE); + ASSERT_EQ(ret, 0); + buffer->ptr = map; + + /* Initialize buffer in system memory. */ + for (i = 0, ptr = buffer->ptr; i < size / sizeof(*ptr); ++i) + ptr[i] = i; + + /* Migrate THP to device. */ + ret = hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + + /* + * Force an allocation error when faulting back a THP resident in the + * device. + */ + ret = hmm_dmirror_cmd(self->fd, HMM_DMIRROR_FLAGS, buffer, + HMM_DMIRROR_FLAG_FAIL_ALLOC); + ASSERT_EQ(ret, 0); + ptr = buffer->ptr; + ASSERT_EQ(ptr[2048], 2048); + + buffer->ptr = old_ptr; + hmm_buffer_free(buffer); +} + +/* + * Migrate private anonymous huge zero page with allocation errors. + */ +TEST_F(hmm, migrate_anon_huge_zero_err) +{ + struct hmm_buffer *buffer; + unsigned long npages; + unsigned long size; + unsigned long i; + void *old_ptr; + void *map; + int *ptr; + int ret; + + size = TWOMEG; + + buffer = malloc(sizeof(*buffer)); + ASSERT_NE(buffer, NULL); + + buffer->fd = -1; + buffer->size = 2 * size; + buffer->mirror = malloc(2 * size); + ASSERT_NE(buffer->mirror, NULL); + memset(buffer->mirror, 0xFF, 2 * size); + + old_ptr = mmap(NULL, 2 * size, PROT_READ, + MAP_PRIVATE | MAP_ANONYMOUS, buffer->fd, 0); + ASSERT_NE(old_ptr, MAP_FAILED); + + npages = size >> self->page_shift; + map = (void *)ALIGN((uintptr_t)old_ptr, size); + ret = madvise(map, size, MADV_HUGEPAGE); + ASSERT_EQ(ret, 0); + buffer->ptr = map; + + /* Migrate memory to device but force a THP allocation error. */ + ret = hmm_dmirror_cmd(self->fd, HMM_DMIRROR_FLAGS, buffer, + HMM_DMIRROR_FLAG_FAIL_ALLOC); + ASSERT_EQ(ret, 0); + ret = hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + + /* Check what the device read. */ + for (i = 0, ptr = buffer->mirror; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], 0); + + /* Try faulting back a single (PAGE_SIZE) page. */ + ptr = buffer->ptr; + ASSERT_EQ(ptr[2048], 0); + + /* unmap and remap the region to reset things. */ + ret = munmap(old_ptr, 2 * size); + ASSERT_EQ(ret, 0); + old_ptr = mmap(NULL, 2 * size, PROT_READ, + MAP_PRIVATE | MAP_ANONYMOUS, buffer->fd, 0); + ASSERT_NE(old_ptr, MAP_FAILED); + map = (void *)ALIGN((uintptr_t)old_ptr, size); + ret = madvise(map, size, MADV_HUGEPAGE); + ASSERT_EQ(ret, 0); + buffer->ptr = map; + + /* Initialize buffer in system memory (zero THP page). */ + ret = ptr[0]; + ASSERT_EQ(ret, 0); + + /* Migrate memory to device but force a THP allocation error. */ + ret = hmm_dmirror_cmd(self->fd, HMM_DMIRROR_FLAGS, buffer, + HMM_DMIRROR_FLAG_FAIL_ALLOC); + ASSERT_EQ(ret, 0); + ret = hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + + /* Fault the device memory back and check it. */ + for (i = 0, ptr = buffer->ptr; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], 0); + + buffer->ptr = old_ptr; + hmm_buffer_free(buffer); +} TEST_HARNESS_MAIN