From patchwork Tue Sep 15 21:16:07 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrey Konovalov X-Patchwork-Id: 11777765 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 19FF36CA for ; Tue, 15 Sep 2020 21:17:27 +0000 (UTC) Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by mail.kernel.org (Postfix) with ESMTP id C5FB02078E for ; Tue, 15 Sep 2020 21:17:26 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=google.com header.i=@google.com header.b="p2QNOStD" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C5FB02078E Authentication-Results: mail.kernel.org; dmarc=fail (p=reject dis=none) header.from=google.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=owner-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix) id 9D6D190008D; Tue, 15 Sep 2020 17:17:25 -0400 (EDT) Delivered-To: linux-mm-outgoing@kvack.org Received: by kanga.kvack.org (Postfix, from userid 40) id 988A590008A; Tue, 15 Sep 2020 17:17:25 -0400 (EDT) X-Original-To: int-list-linux-mm@kvack.org X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 87D9990008D; Tue, 15 Sep 2020 17:17:25 -0400 (EDT) X-Original-To: linux-mm@kvack.org X-Delivered-To: linux-mm@kvack.org Received: from forelay.hostedemail.com (smtprelay0061.hostedemail.com [216.40.44.61]) by kanga.kvack.org (Postfix) with ESMTP id 6FBCA90008A for ; Tue, 15 Sep 2020 17:17:25 -0400 (EDT) Received: from smtpin29.hostedemail.com (10.5.19.251.rfc1918.com [10.5.19.251]) by forelay02.hostedemail.com (Postfix) with ESMTP id 3668B3489 for ; Tue, 15 Sep 2020 21:17:25 +0000 (UTC) X-FDA: 77266556850.29.spark48_0b0a96527114 Received: from filter.hostedemail.com (10.5.16.251.rfc1918.com [10.5.16.251]) by smtpin29.hostedemail.com (Postfix) with ESMTP id 06219180868E5 for ; Tue, 15 Sep 2020 21:17:25 +0000 (UTC) X-Spam-Summary: 1,0,0,2c92ff64136e3d73,d41d8cd98f00b204,3yy9hxwokcegkxn1o8ux5vqyyqvo.mywvsx47-wwu5kmu.y1q@flex--andreyknvl.bounces.google.com,,RULES_HIT:41:152:355:379:541:800:960:973:988:989:1260:1277:1313:1314:1345:1359:1431:1437:1516:1518:1535:1542:1593:1594:1711:1730:1747:1777:1792:2393:2559:2562:2895:2899:2901:3138:3139:3140:3141:3142:3152:3354:3865:3866:3867:3868:3870:3871:3872:4117:4250:4321:4605:5007:6117:6119:6261:6653:6742:7576:7903:9969:10004:10400:11026:11232:11473:11657:11658:11914:12043:12048:12296:12297:12438:12555:12679:12895:12986:13138:13141:13161:13180:13229:13230:13231:13868:14181:14394:14659:14721:21080:21365:21444:21451:21627:21795:30051:30054:30070,0,RBL:209.85.208.74:@flex--andreyknvl.bounces.google.com:.lbl8.mailshell.net-62.18.84.100 66.100.201.100;04yfka544rokcidckqht318q81d98oc6f3mitaiu6bka1zrxybrhz6drik1oa1e.zsrnymbz84owntefa8zwgkq1wj791eyaq8zrt79ycw7te9xgtr5c7st9rzrkqhs.n-lbl8.mailshell.net-223.238.255.100,CacheIP:none,Bayesian:0.5,0.5,0.5,Netche ck:none, X-HE-Tag: spark48_0b0a96527114 X-Filterd-Recvd-Size: 6158 Received: from mail-ed1-f74.google.com (mail-ed1-f74.google.com [209.85.208.74]) by imf43.hostedemail.com (Postfix) with ESMTP for ; Tue, 15 Sep 2020 21:17:24 +0000 (UTC) Received: by mail-ed1-f74.google.com with SMTP id n19so68530eds.8 for ; Tue, 15 Sep 2020 14:17:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20161025; h=sender:date:in-reply-to:message-id:mime-version:references:subject :from:to:cc; bh=pBsGqTIqbR91modi76ePsvmJJRuaBk1hVSkVG5VFwBQ=; b=p2QNOStDgd3DtDO2HMju2iMROSw8FGR9GwRtHaoapNRKPL7jpItd7Nvrv9ZUMnx5Q9 8omi9isnPo7q0hA0GQq1Gb/n+Qtd3gOUgcadRA63YAzQ5c7yW5bSifPYsUlu3RfXsOhw bKib5qq1Nz/zAypPDCWC6iYRJGxZO7ltEPxS+e+VLmx2xbYqSyangq+OO1QbSjCtxQfg nbiluYCPKo4yVY4Rm0yu2q7JTG14E6A9ir3gafO3HGJ6NORNnkxFV3omQs5MUN8mRZxp +p6amVva7PebyyovbInJ7KY0jaCFmoG0p9bHmALDzXjrJgSelm+GhpxYd0+OQ6a5kx4m v76Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:date:in-reply-to:message-id:mime-version :references:subject:from:to:cc; bh=pBsGqTIqbR91modi76ePsvmJJRuaBk1hVSkVG5VFwBQ=; b=LOZzDB9wwnZ8NVd5VMKeC9lL+PfmPFKSMEZfO8jA7rgxw60VP0d+Sa9NXMsRcumdma BPnMeL41wrYtl5taiv7YAbLHJc01rXb4gddnjgsRor5BvGFwES4wSt++GbVYNFTzA29+ 6X1tKmvEAVJmCGmalRa9DTGb0Tv9ase1MI8quFgSDyQOHSMHZyS8MqPMAsyQZADz98tW H1qHkvrAGCKFHAdpuow22UsCBypkNb7p3xx/nFc968iB/P1YgXPSTz3bgIGOonbSvz3R nrchxLCHTfEwuOsBFqUFEraTWQpEb4nT61xUDcydLJspRJXNawcAf1sLCNVVgWGTb/CE QZAw== X-Gm-Message-State: AOAM530HW1J9oHGgsEzXryl0fbmoPMj8FW/zVEns+F/3wk4iHkAY4uxy QhZnc1lyr2lZ7efUfUDC155zHWYYE3bIvHH3 X-Google-Smtp-Source: ABdhPJw8M8WWCio4qpRA1ZXyUA8Var1LZEn3zoWxmx7gA98yPdjDztcJ9EMI1/V5rg5Qsem0Jb9eVOShbM9zEULm X-Received: from andreyknvl3.muc.corp.google.com ([2a00:79e0:15:13:7220:84ff:fe09:7e9d]) (user=andreyknvl job=sendgmr) by 2002:a17:906:8559:: with SMTP id h25mr21784179ejy.536.1600204643277; Tue, 15 Sep 2020 14:17:23 -0700 (PDT) Date: Tue, 15 Sep 2020 23:16:07 +0200 In-Reply-To: Message-Id: <859111cf1d862ce26f094cf14511461c372e5bbc.1600204505.git.andreyknvl@google.com> Mime-Version: 1.0 References: X-Mailer: git-send-email 2.28.0.618.gf4bc123cb7-goog Subject: [PATCH v2 25/37] arm64: kasan: Enable in-kernel MTE From: Andrey Konovalov To: Dmitry Vyukov , Vincenzo Frascino , Catalin Marinas , kasan-dev@googlegroups.com Cc: Andrey Ryabinin , Alexander Potapenko , Marco Elver , Evgenii Stepanov , Elena Petrova , Branislav Rankov , Kevin Brodsky , Will Deacon , Andrew Morton , linux-arm-kernel@lists.infradead.org, linux-mm@kvack.org, linux-kernel@vger.kernel.org, Andrey Konovalov X-Rspamd-Queue-Id: 06219180868E5 X-Spamd-Result: default: False [0.00 / 100.00] X-Rspamd-Server: rspam03 X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: From: Vincenzo Frascino Hardware tag-based KASAN relies on Memory Tagging Extension (MTE) feature and requires it to be enabled. The Tag Checking operation causes a synchronous data abort as a consequence of a tag check fault when MTE is configured in synchronous mode. Enable MTE in Synchronous mode in EL1 to provide a more immediate way of tag check failure detection in the kernel. As part of this change enable match-all tag for EL1 to allow the kernel to access user pages without faulting. This is required because the kernel does not have knowledge of the tags set by the user in a page. Note: For MTE, the TCF bit field in SCTLR_EL1 affects only EL1 in a similar way as TCF0 affects EL0. Signed-off-by: Vincenzo Frascino Signed-off-by: Andrey Konovalov --- Change-Id: I4d67497268bb7f0c2fc5dcacefa1e273df4af71d --- arch/arm64/kernel/cpufeature.c | 7 +++++++ arch/arm64/mm/proc.S | 13 +++++++++++++ 2 files changed, 20 insertions(+) diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c index add9da5d8ea3..eca06b8c74db 100644 --- a/arch/arm64/kernel/cpufeature.c +++ b/arch/arm64/kernel/cpufeature.c @@ -1718,6 +1718,13 @@ static void cpu_enable_mte(struct arm64_cpu_capabilities const *cap) cleared_zero_page = true; mte_clear_page_tags(lm_alias(empty_zero_page)); } + + /* Enable in-kernel MTE only if KASAN_HW_TAGS is enabled */ + if (IS_ENABLED(CONFIG_KASAN_HW_TAGS)) { + /* Enable MTE Sync Mode for EL1 */ + sysreg_clear_set(sctlr_el1, SCTLR_ELx_TCF_MASK, SCTLR_ELx_TCF_SYNC); + isb(); + } } #endif /* CONFIG_ARM64_MTE */ diff --git a/arch/arm64/mm/proc.S b/arch/arm64/mm/proc.S index 23c326a06b2d..5ba7ac5e9c77 100644 --- a/arch/arm64/mm/proc.S +++ b/arch/arm64/mm/proc.S @@ -427,6 +427,10 @@ SYM_FUNC_START(__cpu_setup) */ mov_q x5, MAIR_EL1_SET #ifdef CONFIG_ARM64_MTE + mte_present .req x20 + + mov mte_present, #0 + /* * Update MAIR_EL1, GCR_EL1 and TFSR*_EL1 if MTE is supported * (ID_AA64PFR1_EL1[11:8] > 1). @@ -447,6 +451,8 @@ SYM_FUNC_START(__cpu_setup) /* clear any pending tag check faults in TFSR*_EL1 */ msr_s SYS_TFSR_EL1, xzr msr_s SYS_TFSRE0_EL1, xzr + + mov mte_present, #1 1: #endif msr mair_el1, x5 @@ -485,6 +491,13 @@ SYM_FUNC_START(__cpu_setup) orr x10, x10, #TCR_HA // hardware Access flag update 1: #endif /* CONFIG_ARM64_HW_AFDBM */ +#ifdef CONFIG_ARM64_MTE + /* Update TCR_EL1 if MTE is supported (ID_AA64PFR1_EL1[11:8] > 1) */ + cbz mte_present, 1f + orr x10, x10, #SYS_TCR_EL1_TCMA1 +1: + .unreq mte_present +#endif msr tcr_el1, x10 /* * Prepare SCTLR