From patchwork Fri Mar 14 12:12:38 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Seungwon Jeon X-Patchwork-Id: 3832491 Return-Path: X-Original-To: patchwork-linux-mmc@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork2.web.kernel.org (Postfix) with ESMTP id C0A7BBF540 for ; Fri, 14 Mar 2014 12:12:45 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id E08EB20306 for ; Fri, 14 Mar 2014 12:12:44 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 699A220328 for ; Fri, 14 Mar 2014 12:12:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754369AbaCNMMl (ORCPT ); Fri, 14 Mar 2014 08:12:41 -0400 Received: from mailout2.samsung.com ([203.254.224.25]:44442 "EHLO mailout2.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754357AbaCNMMj (ORCPT ); Fri, 14 Mar 2014 08:12:39 -0400 Received: from epcpsbgr4.samsung.com (u144.gpu120.samsung.co.kr [203.254.230.144]) by mailout2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0N2F00C4CDX2PF00@mailout2.samsung.com> for linux-mmc@vger.kernel.org; Fri, 14 Mar 2014 21:12:38 +0900 (KST) Received: from epcpsbgm2.samsung.com ( [203.254.230.49]) by epcpsbgr4.samsung.com (EPCPMTA) with SMTP id EC.24.10364.632F2235; Fri, 14 Mar 2014 21:12:38 +0900 (KST) X-AuditID: cbfee690-b7f266d00000287c-1b-5322f2369e96 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm2.samsung.com (EPCPMTA) with SMTP id A2.2C.28157.632F2235; Fri, 14 Mar 2014 21:12:38 +0900 (KST) Received: from DOTGIHJUN01 ([12.36.185.168]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0N2F00JDKDX2W760@mmp2.samsung.com>; Fri, 14 Mar 2014 21:12:38 +0900 (KST) From: Seungwon Jeon To: linux-mmc@vger.kernel.org Cc: 'Chris Ball' , 'Wei WANG' , 'Samuel Ortiz' References: <1383653403-10049-1-git-send-email-ulf.hansson@linaro.org> <006401cf2a57$8525c4c0$8f714e40$%jun@samsung.com> In-reply-to: Subject: [PATCH RESEND v3 5/7] mmc: rtsx: clarify DDR timing mode between SD-UHS and eMMC Date: Fri, 14 Mar 2014 21:12:38 +0900 Message-id: <003701cf3f7e$b0dc23c0$12946b40$%jun@samsung.com> MIME-version: 1.0 Content-type: text/plain; charset=UTF-8 Content-transfer-encoding: 7bit X-Mailer: Microsoft Office Outlook 12.0 Thread-index: Ac7aH/uUm1J6MxFOSyaXb4Fx/nx/rAABnFmgDfJZ22AGGYiOQAPsu4sQAVyFMTA= Content-language: ko X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFjrDIsWRmVeSWpSXmKPExsVy+t8zQ12zT0rBBldXGllMuLyd0eLI/35G i9PdrBYr151mc2DxmHcy0OPGq4VMHj82vGP0+LxJLoAlissmJTUnsyy1SN8ugStj0es/bAXL OSteN59lbGB8w97FyMkhIWAi0bfqHCuELSZx4d56ti5GLg4hgWWMEtOXTmSFKVp++w5UYjqj xJXjvawQzh9GiZ13NjGCVLEJaEn8ffOGGcQWEZCV+PnnAhuIzSxQLLFkz1UWEFtIoEri59Yt YFM5BXgk1v3pBKsXFoiWeNc+AyzOIqAq0bOgC6yeV8BW4un1TlYIW1Dix+R7LBAz1SUmzVvE DGHLS2xe8xbI5gC6VF3i0V9diBP8JK69vMIOUSIise/FO0aQmyUETrFLLFvcwgKxS0Di2+RD LBC9shKbDjBDPCwpcXDFDZYJjBKzkGyehWTzLCSbZyFZsYCRZRWjaGpBckFxUnqRiV5xYm5x aV66XnJ+7iZGSExO2MF474D1IcZkoPUTmaVEk/OBMZ1XEm9obGZkYWpiamxkbmlGmrCSOK/a o6QgIYH0xJLU7NTUgtSi+KLSnNTiQ4xMHJxSDYyC8vZb9+5dufRky06FWddPlV9JsD1enyPw qnG/7KFHkluO1LJuWjjfVXeDVXe6ovWnrUszdu6XD0xnE09W+8aVccjWzq6r7bjmD+cbu1mm yddx926/vPUNt0t6rgf3LnfFigT9lc3TWl+uOtuTcO3eyb+RTc7pbxhORnMdXBcSVc8rZVXz pE2JpTgj0VCLuag4EQAI2d+x3wIAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFlrJKsWRmVeSWpSXmKPExsVy+t9jQV2zT0rBBnuf61lMuLyd0eLI/35G i9PdrBYr151mc2DxmHcy0OPGq4VMHj82vGP0+LxJLoAlqoHRJiM1MSW1SCE1Lzk/JTMv3VbJ OzjeOd7UzMBQ19DSwlxJIS8xN9VWycUnQNctMwdoo5JCWWJOKVAoILG4WEnfDtOE0BA3XQuY xghd35AguB4jAzSQsI4xY9HrP2wFyzkrXjefZWxgfMPexcjJISFgIrH89h02CFtM4sK99UA2 F4eQwHRGiSvHe1khnD+MEjvvbGIEqWIT0JL4++YNM4gtIiAr8fPPBbBuZoFiiSV7rrKA2EIC VRI/t25hBbE5BXgk1v3pBKsXFoiWeNc+AyzOIqAq0bOgC6yeV8BW4un1TlYIW1Dix+R7LBAz 1SUmzVvEDGHLS2xe8xbI5gC6VF3i0V9diBP8JK69vMIOUSIise/FO8YJjEKzkEyahWTSLCST ZiFpWcDIsopRNLUguaA4KT3XSK84Mbe4NC9dLzk/dxMjOOKfSe9gXNVgcYhRgINRiYd3xlHF YCHWxLLiytxDjBIczEoivCcfKwUL8aYkVlalFuXHF5XmpBYfYkwGenQis5Rocj4wGeWVxBsa m5gZWRqZWRiZmJuTJqwkznuw1TpQSCA9sSQ1OzW1ILUIZgsTB6dUA+OcZw3PFzQ7CgUeKrNa xHb+5+OKkhkFs22ZPm6TfOR3ZWfTNf7go/pSu+e2Lvf1tJz/eJpimv6ZrJsfJdRjzK9p375x h+vp76Ts85mTdi753i/wf8buBPvPmRsYTC7Lm9/ne6VvdN+r/1jLImHnhUEnfgkwqjrlfff7 uL86JbD/XteF6yp6+0WUWIozEg21mIuKEwGyHJI6PAMAAA== DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected Sender: linux-mmc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-mmc@vger.kernel.org X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Added MMC_DDR52 as eMMC's DDR mode is distinguished from SD-UHS. CC: Wei WANG CC: Samuel Ortiz Signed-off-by: Seungwon Jeon Reviewed-by: Ulf Hansson --- drivers/mmc/host/rtsx_pci_sdmmc.c | 2 ++ 1 files changed, 2 insertions(+), 0 deletions(-) diff --git a/drivers/mmc/host/rtsx_pci_sdmmc.c b/drivers/mmc/host/rtsx_pci_sdmmc.c index 5fb994f..8c2dd30 100644 --- a/drivers/mmc/host/rtsx_pci_sdmmc.c +++ b/drivers/mmc/host/rtsx_pci_sdmmc.c @@ -1075,6 +1075,7 @@ static int sd_set_timing(struct realtek_pci_sdmmc *host, unsigned char timing) rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL, CLK_LOW_FREQ, 0); break; + case MMC_TIMING_MMC_DDR52: case MMC_TIMING_UHS_DDR50: rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1, 0x0C | SD_ASYNC_FIFO_NOT_RST, @@ -1155,6 +1156,7 @@ static void sdmmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) host->vpclk = true; host->double_clk = false; break; + case MMC_TIMING_MMC_DDR52: case MMC_TIMING_UHS_DDR50: case MMC_TIMING_UHS_SDR25: host->ssc_depth = RTSX_SSC_DEPTH_1M;