From patchwork Tue Dec 13 09:00:39 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Victor Shih X-Patchwork-Id: 13071835 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id F03D5C4332F for ; Tue, 13 Dec 2022 09:03:20 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235043AbiLMJDR (ORCPT ); Tue, 13 Dec 2022 04:03:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36072 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235005AbiLMJCH (ORCPT ); Tue, 13 Dec 2022 04:02:07 -0500 Received: from mail-pf1-x436.google.com (mail-pf1-x436.google.com [IPv6:2607:f8b0:4864:20::436]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6CF01FAD1; Tue, 13 Dec 2022 01:02:00 -0800 (PST) Received: by mail-pf1-x436.google.com with SMTP id 21so1740872pfw.4; Tue, 13 Dec 2022 01:02:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=RqZSgcKwJJk5QRdmUrwY0usQ3tz0YwjuFkwc55K8IKE=; b=gDyc93MYWGkYbl+NO1mcFFz1hHZMl8T0IxucPzZ3kkccFA8fY+jXaJID6yKyMH1PrX 6y5galtEGg7Ev+x2ETQISEiUXZxAIqcwhADltX+H89gOYKoQB4O10T2sF3cHVgDcD5Ml IPz8UWo+EuPClNuFIBA7TtHnrO10YVjiv7Yl8+CSqRk3ttalJDSe65/5/dnneGJlH+Kw fWy/J/+znhux+Yf8bKdp+mYhWQ28hgOGPUTxGLRW/o3N2DymA7aaQwTvkhLXP8gSTgb7 j9N0dzeuV/xOxabT6VaWPEQW04JImVJkkqMhStDHWI3vLdLcX6PtYovggYZynTLSNjwt hq6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RqZSgcKwJJk5QRdmUrwY0usQ3tz0YwjuFkwc55K8IKE=; b=BzPOqsaAQN9vc94Lq+wlNZAqSGuEvum/U0IpfO9ZQVPBGb9niVc8yW6Q16A/VaJnb7 sLsZA7Ak07JamGngpwdoinzsqUWGJwmLImIygv80iWELnM+ESLa6CftZYMrujEcw6hsQ dVJZ72duSc8+2JhmTMYK0LJM4PEI/kCObDkm/XpNm2y2juKJkMDNxp0mASvvrK8WB30E KbtCXjY6tOazluwwVSic737pYQJ9kEsfWEPW6vxcp7nAAQ3/4eQJaPHZ2zDTrDnGk01e 0eCm8huXvQbBD16DOFv2wLnmJ3lEx1r/FqrrfeNVczbrypePMqxAtIPNGDlFmQ2AxIFE DAXw== X-Gm-Message-State: ANoB5plk9Q6+P32g++uTZzFLdhp5BhgKpjU8MLpytAixKVnch0HrTODl 3ocQlSXTCRXerVVr8NcIJCQ= X-Google-Smtp-Source: AA0mqf73oRHYSZMbB/PzwZygcO08HIwkBGMVEJktsFGvWDeM9KoDCbOg7B9G142mHClvxvN2ikumNA== X-Received: by 2002:a62:1402:0:b0:577:d422:70bf with SMTP id 2-20020a621402000000b00577d42270bfmr20631892pfu.13.1670922119974; Tue, 13 Dec 2022 01:01:59 -0800 (PST) Received: from localhost.localdomain (2001-b400-e2dc-5c03-264b-f684-a8c9-21ae.emome-ip6.hinet.net. [2001:b400:e2dc:5c03:264b:f684:a8c9:21ae]) by smtp.gmail.com with ESMTPSA id 81-20020a621954000000b0056b9ec7e2desm7141682pfz.125.2022.12.13.01.01.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Dec 2022 01:01:59 -0800 (PST) From: Victor Shih X-Google-Original-From: Victor Shih To: ulf.hansson@linaro.org, adrian.hunter@intel.com Cc: linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, benchuanggli@gmail.com, HL.Liu@genesyslogic.com.tw, Greg.tu@genesyslogic.com.tw, takahiro.akashi@linaro.org, dlunev@chromium.org, Victor Shih , Ben Chuang Subject: [PATCH V6 16/24] mmc: sdhci-uhs2: add clock operations Date: Tue, 13 Dec 2022 17:00:39 +0800 Message-Id: <20221213090047.3805-17-victor.shih@genesyslogic.com.tw> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221213090047.3805-1-victor.shih@genesyslogic.com.tw> References: <20221213090047.3805-1-victor.shih@genesyslogic.com.tw> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-mmc@vger.kernel.org This is a sdhci version of mmc's uhs2_[enable|disable]_clk operations. Signed-off-by: Ben Chuang Signed-off-by: AKASHI Takahiro Signed-off-by: Victor Shih --- drivers/mmc/host/sdhci-uhs2.c | 32 ++++++++++++++++++++++++++++++++ 1 file changed, 32 insertions(+) diff --git a/drivers/mmc/host/sdhci-uhs2.c b/drivers/mmc/host/sdhci-uhs2.c index 52587025d5e3..c7e411fa0a6e 100644 --- a/drivers/mmc/host/sdhci-uhs2.c +++ b/drivers/mmc/host/sdhci-uhs2.c @@ -14,6 +14,7 @@ #include #include #include +#include #include "sdhci.h" #include "sdhci-uhs2.h" @@ -329,6 +330,37 @@ int sdhci_uhs2_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) return 0; } +static int sdhci_uhs2_disable_clk(struct mmc_host *mmc) +{ + struct sdhci_host *host = mmc_priv(mmc); + u16 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); + + clk &= ~SDHCI_CLOCK_CARD_EN; + sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); + + return 0; +} + +static int sdhci_uhs2_enable_clk(struct mmc_host *mmc) +{ + struct sdhci_host *host = mmc_priv(mmc); + u16 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); + u32 val; + /* 20ms */ + int timeout_us = 20000; + + clk |= SDHCI_CLOCK_CARD_EN; + sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); + + if (read_poll_timeout_atomic(sdhci_readw, val, (val & SDHCI_CLOCK_INT_STABLE), + 10, timeout_us, true, host, SDHCI_CLOCK_CONTROL)) { + pr_err("%s: Internal clock never stabilised.\n", mmc_hostname(host->mmc)); + sdhci_dumpregs(host); + return 1; + } + return 0; +} + /*****************************************************************************\ * * * Driver init/exit *