From patchwork Tue Dec 7 22:46:25 2010 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Philip Rakity X-Patchwork-Id: 384472 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by demeter1.kernel.org (8.14.4/8.14.3) with ESMTP id oB7MnKWa000550 for ; Tue, 7 Dec 2010 22:49:20 GMT Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754457Ab0LGWtT (ORCPT ); Tue, 7 Dec 2010 17:49:19 -0500 Received: from na3sys009aog113.obsmtp.com ([74.125.149.209]:50814 "HELO na3sys009aog113.obsmtp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with SMTP id S1751271Ab0LGWtT convert rfc822-to-8bit (ORCPT ); Tue, 7 Dec 2010 17:49:19 -0500 Received: from source ([65.219.4.129]) (using TLSv1) by na3sys009aob113.postini.com ([74.125.148.12]) with SMTP ID DSNKTP656INAcr4xsNqtDdFfm56wzEJNjcHP@postini.com; Tue, 07 Dec 2010 14:49:18 PST Received: from SC-vEXCH3.marvell.com ([10.93.76.133]) by SC-OWA01.marvell.com ([10.93.76.21]) with mapi; Tue, 7 Dec 2010 14:46:27 -0800 From: Philip Rakity To: "linux-mmc@vger.kernel.org" CC: Nicolas Pitre , Mark Brown , Chris Ball Date: Tue, 7 Dec 2010 14:46:25 -0800 Subject: [PATCH V3 1/3 ] mmc: add support for H/W clock gating of SD controller Thread-Topic: [PATCH V3 1/3 ] mmc: add support for H/W clock gating of SD controller Thread-Index: AcuWYJSZCIs8zK7cTzW71SxakDN/Dg== Message-ID: <5017B261-76AC-428D-BAC2-8E1BBEB09A49@marvell.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: acceptlanguage: en-US MIME-Version: 1.0 Sender: linux-mmc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-mmc@vger.kernel.org X-Greylist: IP, sender and recipient auto-whitelisted, not delayed by milter-greylist-4.2.3 (demeter1.kernel.org [140.211.167.41]); Tue, 07 Dec 2010 22:49:20 +0000 (UTC) diff --git a/drivers/mmc/core/core.c b/drivers/mmc/core/core.c index 6286898..de867d1 100644 --- a/drivers/mmc/core/core.c +++ b/drivers/mmc/core/core.c @@ -682,6 +682,28 @@ void mmc_ungate_clock(struct mmc_host *host) } } +/* + * Let hardware automatically gate the clock when the card becomes idle + */ +void mmc_hwgate_clock(struct mmc_host *host) +{ + if (host->caps & MMC_CAP_HW_CLOCK_GATING) { + host->clk_gated = true; + mmc_set_ios(host); + } +} + +/* + * This ungates the clock by turning off h/w gating + */ +void mmc_hwungate_clock(struct mmc_host *host) +{ + if (host->caps & MMC_CAP_HW_CLOCK_GATING) { + host->clk_gated = false; + mmc_set_ios(host); + } +} + void mmc_set_ungated(struct mmc_host *host) { unsigned long flags; @@ -1548,6 +1570,8 @@ void mmc_rescan(struct work_struct *work) mmc_hostname(host), __func__, host->f_init); #endif mmc_power_up(host); + + mmc_hwungate_clock(host); sdio_reset(host); mmc_go_idle(host); @@ -1569,6 +1593,10 @@ void mmc_rescan(struct work_struct *work) if (mmc_attach_sd(host, ocr)) mmc_power_off(host); + + /* hw clock gating is off when we get here */ + /* do not enable clock gating for sdio cards */ + /* sdio cards can miss interrupts */ } goto out; } @@ -1580,6 +1608,8 @@ void mmc_rescan(struct work_struct *work) if (!err) { if (mmc_attach_sd(host, ocr)) mmc_power_off(host); + else + mmc_hwgate_clock(host); goto out; } @@ -1590,6 +1620,8 @@ void mmc_rescan(struct work_struct *work) if (!err) { if (mmc_attach_mmc(host, ocr)) mmc_power_off(host); + else + mmc_hwgate_clock(host); goto out; } diff --git a/drivers/mmc/core/core.h b/drivers/mmc/core/core.h index 026c975..3810e28 100644 --- a/drivers/mmc/core/core.h +++ b/drivers/mmc/core/core.h @@ -35,6 +35,19 @@ void mmc_set_chip_select(struct mmc_host *host, int mode); void mmc_set_clock(struct mmc_host *host, unsigned int hz); void mmc_gate_clock(struct mmc_host *host); void mmc_ungate_clock(struct mmc_host *host); + +#ifdef CONFIG_MMC_CLKGATE +void mmc_hwgate_clock(struct mmc_host *host); +void mmc_hwungate_clock(struct mmc_host *host); +#else +static inline void mmc_hwgate_clock(struct mmc_host *host) +{ +} + +static inline void mmc_hwungate_clock(struct mmc_host *host) +{ +} +#endif void mmc_set_ungated(struct mmc_host *host); void mmc_set_bus_mode(struct mmc_host *host, unsigned int mode); void mmc_set_bus_width(struct mmc_host *host, unsigned int width); diff --git a/drivers/mmc/core/host.c b/drivers/mmc/core/host.c index 92e3370..f4b4c2f 100644 --- a/drivers/mmc/core/host.c +++ b/drivers/mmc/core/host.c @@ -130,6 +130,9 @@ void mmc_host_clk_ungate(struct mmc_host *host) { unsigned long flags; + if (host->caps & MMC_CAP_HW_CLOCK_GATING) + return; + mutex_lock(&host->clk_gate_mutex); spin_lock_irqsave(&host->clk_lock, flags); if (host->clk_gated) { @@ -178,6 +181,9 @@ void mmc_host_clk_gate(struct mmc_host *host) { unsigned long flags; + if (host->caps & MMC_CAP_HW_CLOCK_GATING) + return; + spin_lock_irqsave(&host->clk_lock, flags); host->clk_requests--; if (mmc_host_may_gate_card(host->card) && @@ -212,6 +218,9 @@ unsigned int mmc_host_clk_rate(struct mmc_host *host) */ static inline void mmc_host_clk_init(struct mmc_host *host) { + if (host->caps & MMC_CAP_HW_CLOCK_GATING) + return; + host->clk_requests = 0; /* Hold MCI clock for 8 cycles by default */ host->clk_delay = 8; @@ -231,6 +240,9 @@ static inline void mmc_host_clk_exit(struct mmc_host *host) * Wait for any outstanding gate and then make sure we're * ungated before exiting. */ + if (host->caps & MMC_CAP_HW_CLOCK_GATING) + return; + if (cancel_work_sync(&host->clk_gate_work)) mmc_host_clk_gate_delayed(host); if (host->clk_gated) diff --git a/include/linux/mmc/host.h b/include/linux/mmc/host.h index 381c77f..b9b3a2b 100644 --- a/include/linux/mmc/host.h +++ b/include/linux/mmc/host.h @@ -169,6 +169,7 @@ struct mmc_host { #define MMC_CAP_1_2V_DDR (1 << 12) /* can support */ /* DDR mode at 1.2V */ #define MMC_CAP_POWER_OFF_CARD (1 << 13) /* Can power off after boot */ +#define MMC_CAP_HW_CLOCK_GATING (1 << 14) /* h/w supports clock gating */ mmc_pm_flag_t pm_caps; /* supported pm features */