| Message ID | 20200316102731.15467-1-rogerq@ti.com (mailing list archive) |
|---|---|
| State | New, archived |
| Headers | show |
| Series | ARM: dts: omap5: Add bus_dma_limit for L3 bus | expand |
* Roger Quadros <rogerq@ti.com> [200316 03:28]: > The L3 interconnect's memory map is from 0x0 to > 0xffffffff. Out of this, System memory (SDRAM) can be > accessed from 0x80000000 to 0xffffffff (2GB) > > OMAP5 does support 4GB of SDRAM but upper 2GB can only be > accessed by the MPU subsystem. > > Add the dma-ranges property to reflect the physical address limit > of the L3 bus. Thanks applying into fixes. Tony
diff --git a/arch/arm/boot/dts/omap5.dtsi b/arch/arm/boot/dts/omap5.dtsi index d0ecf54d5a23..a7562d3deb1a 100644 --- a/arch/arm/boot/dts/omap5.dtsi +++ b/arch/arm/boot/dts/omap5.dtsi @@ -143,6 +143,7 @@ #address-cells = <1>; #size-cells = <1>; ranges = <0 0 0 0xc0000000>; + dma-ranges = <0x80000000 0x0 0x80000000 0x80000000>; ti,hwmods = "l3_main_1", "l3_main_2", "l3_main_3"; reg = <0 0x44000000 0 0x2000>, <0 0x44800000 0 0x3000>,
The L3 interconnect's memory map is from 0x0 to 0xffffffff. Out of this, System memory (SDRAM) can be accessed from 0x80000000 to 0xffffffff (2GB) OMAP5 does support 4GB of SDRAM but upper 2GB can only be accessed by the MPU subsystem. Add the dma-ranges property to reflect the physical address limit of the L3 bus. Cc: stable@kernel.org Signed-off-by: Roger Quadros <rogerq@ti.com> --- arch/arm/boot/dts/omap5.dtsi | 1 + 1 file changed, 1 insertion(+)