From patchwork Tue Feb 19 06:04:00 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 10819203 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id A3D4D139A for ; Tue, 19 Feb 2019 06:03:53 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 940632BC8D for ; Tue, 19 Feb 2019 06:03:53 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 8813E2BC9F; Tue, 19 Feb 2019 06:03:53 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.7 required=2.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,MAILING_LIST_MULTI,RCVD_IN_DNSWL_HI autolearn=unavailable version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 3FF9E2BC8D for ; Tue, 19 Feb 2019 06:03:53 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725765AbfBSGDv (ORCPT ); Tue, 19 Feb 2019 01:03:51 -0500 Received: from mail-pf1-f195.google.com ([209.85.210.195]:40943 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725775AbfBSGDu (ORCPT ); Tue, 19 Feb 2019 01:03:50 -0500 Received: by mail-pf1-f195.google.com with SMTP id h1so9691195pfo.7 for ; Mon, 18 Feb 2019 22:03:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=WAJkt5pKYVfaSlTbiQyzNhjMJz/17VQ97ZsS8VrSTns=; b=SyiEXisEw8m2f8P4XliUEL1x1ifBMrLtI9hZ2DIjOSvalBWB9Ie/TsZTWmuNIDQzuf 3/rbzu2GUhPHJbPI1KeD572UQAGQHYWyqkgVhK+3+kfbGbaUoe4Yzs4CrUEE7az9sR6H 8gKTfnc1gCl0qpTu8UYKvpC0H+j/ulyfBtWYmyvwz9dyeH7xm6zPemqskg9aXfSxEoWo O8P04nVn6lbncvtAzPfosFNLYvO8l9VlKa4y7SLX1SpFU3+8pDVpDvGLB6DCTFz9ysEN KQ5GaicA9iRhgGLrjJQ4uuU/TKwppJOfTRniuVzuP8d09HPYAXMvCnPgly6NsIa5lu63 sj4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=WAJkt5pKYVfaSlTbiQyzNhjMJz/17VQ97ZsS8VrSTns=; b=b3n6fqRRCKO13ZN6OBCz162xU9FwmA8lLCTE1K6iUmHO+AnwBuYa/0btof8dyP4vW1 IdnpeP4Vl2n91gTI5Aw2ni10+eT1CKySxeTRiYYKrshDlEGuwv/gTuPkwElx9F1e9AmI RRB2xpb2PepNVZNDCA2ZuAsAiWst3cA2TAEKRf2A/bT47/DByhdFYYldz/fsgyoyc5aS +5FaxJAO1tH8wvagf7vIMzGB71/Ul/ZQSai+l7iZ2Quk+jzvatBFF8ORUZ8SFJrI82YU DqEItLDin/8JMUxMpdW0pEk8WlJieeba86JU3OleqiZ1XFtppAzI1vBSUYK2dNjlcMWD TPHg== X-Gm-Message-State: AHQUAubmEX0LntWAvBlNjbaOHyNJtAMKiyfQCc007oLzk6mairPQXBzb CJOsDa/0JY2Mbk9hHrgogBEljA== X-Google-Smtp-Source: AHgI3IZZA2BipuFrb5VuJRSHdSRZgQaYi2Gg6KmPRfE1ezlffV9/u5JJw8fOqUkkemGbOao6TvGitQ== X-Received: by 2002:a63:c04b:: with SMTP id z11mr22001661pgi.135.1550556229700; Mon, 18 Feb 2019 22:03:49 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id 86sm31914838pfk.157.2019.02.18.22.03.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 18 Feb 2019 22:03:48 -0800 (PST) From: Bjorn Andersson Cc: Andy Gross , David Brown , Bjorn Helgaas , Rob Herring , Mark Rutland , Kishon Vijay Abraham I , Michael Turquette , Stephen Boyd , Stanimir Varbanov , Lorenzo Pieralisi , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 0/7] QCS404 PCIe PHY and controller Date: Mon, 18 Feb 2019 22:04:00 -0800 Message-Id: <20190219060407.15263-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 To: unlisted-recipients:; (no To-header on input) Sender: linux-pci-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This series adds support for the PCIe controller and PHY found in the Qualcomm platform QCS404. Bjorn Andersson (7): clk: gcc-qcs404: Add PCIe resets dt-bindings: phy: Add binding for Qualcomm PCIe2 PHY phy: qcom: Add Qualcomm PCIe2 PHY driver PCI: qcom: Use clk_bulk API for 2.4.0 controllers dt-bindings: PCI: qcom: Add QCS404 to the binding PCI: qcom: Add QCS404 PCIe controller support arm64: dts: qcom: qcs404: Add PCIe related nodes .../devicetree/bindings/pci/qcom,pcie.txt | 25 +- .../bindings/phy/qcom-pcie2-phy.txt | 40 +++ arch/arm64/boot/dts/qcom/qcs404-evb.dtsi | 25 ++ arch/arm64/boot/dts/qcom/qcs404.dtsi | 67 ++++ drivers/clk/qcom/gcc-qcs404.c | 7 + drivers/pci/controller/dwc/pcie-qcom.c | 108 +++--- drivers/phy/qualcomm/Kconfig | 8 + drivers/phy/qualcomm/Makefile | 1 + drivers/phy/qualcomm/phy-qcom-pcie2.c | 331 ++++++++++++++++++ include/dt-bindings/clock/qcom,gcc-qcs404.h | 7 + 10 files changed, 558 insertions(+), 61 deletions(-) create mode 100644 Documentation/devicetree/bindings/phy/qcom-pcie2-phy.txt create mode 100644 drivers/phy/qualcomm/phy-qcom-pcie2.c