From patchwork Fri Aug 19 23:14:09 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Conor Dooley X-Patchwork-Id: 12949365 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2D41CC28D13 for ; Fri, 19 Aug 2022 23:14:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239432AbiHSXOa (ORCPT ); Fri, 19 Aug 2022 19:14:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39558 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230366AbiHSXO2 (ORCPT ); Fri, 19 Aug 2022 19:14:28 -0400 Received: from mail-wr1-x42c.google.com (mail-wr1-x42c.google.com [IPv6:2a00:1450:4864:20::42c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B5F0CD31E8 for ; Fri, 19 Aug 2022 16:14:25 -0700 (PDT) Received: by mail-wr1-x42c.google.com with SMTP id n4so6695526wrp.10 for ; Fri, 19 Aug 2022 16:14:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=conchuod.ie; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc; bh=SaeFaIV5wV1MKMr29Q6wupMh56tK3GFJ3AGQW75BYAE=; b=CGs3P+Cp1wV98Tih58wKHgLyWCKINJrfx6yL72mF1A8UF9jmiJMChfyPINgIVOByhr BTraVSVz4osV3Wr3JoOqCa/t6H410iUM9T6oU4m2J/9fYv6+SurQjrupYfo5M91mndyr ahmj7QeGxOVY00UfKAw/9xc/w65Ijrfdyl0ejMXa8/rnMnuUaSNR01kpejLmHmISVhnF +6WEjyzVLsTZMLuB1/6gOl8DmPR5wCbL5dremvHWhDt1rbRaunnmAaOJh+qvhZAEluR3 CLjygIoBx/umhsPSf74QopQS6EDYGRsPFk3XnabCP6abxdxF6zPGvyNBABIT4voyhiJ2 OFJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc; bh=SaeFaIV5wV1MKMr29Q6wupMh56tK3GFJ3AGQW75BYAE=; b=VaHZvse97Vmd8CTLV8z6+O4O/kuuSKGBfKN/a7o69XhFfRAC16v3Nrs8fLctev1LJ3 PS5FR0+DYv457SXHkpMPlweHrV3HrjpkO9XLJ7AJeDDlWLAUAM9ZQLRD3jlEA2Ak+RUf sa1Vpx84abM9bY25/dwsStqrez3Z2zy+66GCVqx5S/h2/f96Vw+oONeemT62I+fKjAkH FG/q3NbkzTPM8qzEF9QeXw1OhrWzIvUpZuozT5evh+z+7vRBJrmdq5eWiWcsSiKfw/tK xBzGFv2dMrMEvbJXmQIrx++Q/Y4jZcfS8RVlmCIoxhfNxmXBo4APFTyOI8RuE8YucS3c Sa5Q== X-Gm-Message-State: ACgBeo1/G9MrNQ57c72tGoh8L6gMjUGT1sUzSs/UtNeEcpByNrbNMzj1 0CaVqp75zdfqG0Gjq9yqIJ2gIA== X-Google-Smtp-Source: AA6agR45rexqagWDTaf4OrZKNQUASwm12brUKvs56alSg1WmnroFZwWLaQyc1Nq9TLv496a/xaoE2A== X-Received: by 2002:a5d:4642:0:b0:225:33bf:39f4 with SMTP id j2-20020a5d4642000000b0022533bf39f4mr4002097wrs.77.1660950864300; Fri, 19 Aug 2022 16:14:24 -0700 (PDT) Received: from henark71.. ([109.76.58.63]) by smtp.gmail.com with ESMTPSA id g17-20020a5d46d1000000b0020fff0ea0a3sm5198522wrs.116.2022.08.19.16.14.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 19 Aug 2022 16:14:23 -0700 (PDT) From: Conor Dooley To: Daire McNamara , Bjorn Helgaas , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Greentime Hu , Palmer Dabbelt , Albert Ou , Lorenzo Pieralisi , Conor Dooley Cc: linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH v3 0/7] Fix RISC-V/PCI dt-schema issues with dt-schema v2022.08 Date: Sat, 20 Aug 2022 00:14:09 +0100 Message-Id: <20220819231415.3860210-1-mail@conchuod.ie> X-Mailer: git-send-email 2.37.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org From: Conor Dooley Hey all, Got a few fixes for PCI dt-bindings that I noticed after upgrading my dt-schema to v2022.08. Since all the dts patches are for "my" boards, I'll take them once the bindings are approved. I added a pair of other dts changes to the series, mostly for my own benefit in tracking what I need to apply that were previously at [0] & [1]. Thanks, Conor. 0 - https://lore.kernel.org/all/20220811203207.179470-1-mail@conchuod.ie/ 1 - https://lore.kernel.org/all/20220811204024.182453-1-mail@conchuod.ie/ Changes since v2: - fu740: make clock-names required - mchp: add regex to clock names - mchp: add a new patch adding dma-ranges as optional Changes since v1: - fu740: rewrite commit message - mchp: rework clock-names as per rob's suggestion on IRC - mchp: drop the "legacy" from the node name - mchp: renemove the address translation property - mchp: change the child node name in the dts rather than the binding Conor Dooley (7): dt-bindings: PCI: fu740-pci: fix missing clock-names dt-bindings: PCI: microchip,pcie-host: fix missing clocks properties dt-bindings: PCI: microchip,pcie-host: fix missing dma-ranges riscv: dts: microchip: mpfs: fix incorrect pcie child node name riscv: dts: microchip: mpfs: remove ti,fifo-depth property riscv: dts: microchip: mpfs: remove bogus card-detect-delay riscv: dts: microchip: mpfs: remove pci axi address translation property .../bindings/pci/microchip,pcie-host.yaml | 31 +++++++++++++++++++ .../bindings/pci/sifive,fu740-pcie.yaml | 8 +++++ .../boot/dts/microchip/mpfs-icicle-kit.dts | 3 -- .../boot/dts/microchip/mpfs-polarberry.dts | 3 -- arch/riscv/boot/dts/microchip/mpfs.dtsi | 3 +- 5 files changed, 40 insertions(+), 8 deletions(-) base-commit: 69dac8e431af26173ca0a1ebc87054e01c585bcc