From patchwork Tue Jan 28 12:07:35 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christian Bruel X-Patchwork-Id: 13952496 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F343019C561; Tue, 28 Jan 2025 12:12:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738066379; cv=none; b=UZW8l3hZZQgPCTKJSnCYSiB4qApDR4cMd8xX8pXY0K2w3PnnzE4zVh2nguOn1Q6WhjZcYdIBO0oHis9yAV6DZX5j0ad4ud62T6Z+CrGqdkpEeAEEzzjOTczosgWLxdZn46RXfocNn9bvOJpro1zt1LOpyvcGVixL9Z7qlX4DRhs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738066379; c=relaxed/simple; bh=aUULOMEZETnZG8zYO2VFqIwK6ypr6n2ocG8p2Dakkt4=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=Df4ZGfQmfyEVX7XnC00dpBMC2cIDoXLRyX4tFAbe1uF5UMUWk7gIBQT+j3+leb0qFwSlv+VR+fSRyDq977MmttUAm2l4ZmyY5pqcHqz64/QzIeR5kG1dN5tEgj6hjW0Yv2AuUvX0V4AxkMkm9H7Ao6XdCjDUk1iHx1qybMUTsmY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=mGt0dCKS; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="mGt0dCKS" Received: from pps.filterd (m0288072.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 50S9U0fL022157; Tue, 28 Jan 2025 13:12:27 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=selector1; bh=x/YFBhVdilzRMm69uU1Zia Yb9Wr2nP0eArCPiZOgv1I=; b=mGt0dCKSXtKr21VzLsflS4bPxfQeDrCYerB/DK IMc6NEvAcDt0404g/YXJ6BIrLTYq1ZQ0oXjvzz8JmGQ2G3FmCoWuuYjv/TGbGHU+ EutuHTenvKYj74CQEDooDNLZ54w7Zisi/3JEKBbZr6vkdHyQitDixUjekOwZ7gfm EWRVSuBmF99XUpOO0Ff3qemD+JdIqdeekICBb6XIrAn2NNA2V9Dol9TlfjwnqD4T LofHTgj9Lsc3NsOPqzL3aZJVUoBfZfRU4eeO6ekbMpcp6/qHUyPBv8qvxPCBLgV6 brCr25a+0GQG6JcnXLMiTqMIBLrmsV7DmZliYt7ykOQDA5aQ== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 44eeqxk54a-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 28 Jan 2025 13:12:27 +0100 (CET) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id F379C40063; Tue, 28 Jan 2025 13:10:58 +0100 (CET) Received: from Webmail-eu.st.com (shfdag1node3.st.com [10.75.129.71]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 80E632CDDFC; Tue, 28 Jan 2025 13:08:01 +0100 (CET) Received: from localhost (10.129.178.212) by SHFDAG1NODE3.st.com (10.75.129.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Tue, 28 Jan 2025 13:08:01 +0100 From: Christian Bruel To: , , , , , , , , , , , , , , CC: , , , , , Subject: [PATCH v4 00/10] Add STM32MP25 PCIe drivers Date: Tue, 28 Jan 2025 13:07:35 +0100 Message-ID: <20250128120745.334377-1-christian.bruel@foss.st.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: EQNCAS1NODE4.st.com (10.75.129.82) To SHFDAG1NODE3.st.com (10.75.129.71) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-01-28_04,2025-01-27_01,2024-11-22_01 Changes in v4: Address bindings comments Rob Herring - Remove phy property form common yaml - Remove phy-name property - Move wake_gpio and reset_gpio to the host root port Changes in v3: Address comments from Manivanna, Rob and Bjorn: - Move host wakeup helper to dwc core (Mani) - Drop num-lanes=<1> from bindings (Rob) - Fix PCI address of I/O region (Mani) - Moved PHY to a RC rootport subsection (Bjorn, Mani) - Replaced dma-limit quirk by dma-ranges property (Bjorn) - Moved out perst assert/deassert from start/stop link (Mani) - Drop link_up test optim (Mani) - DT and comments rephrasing (Bjorn) - Add dts entries now that the combophy entries has landed - Drop delaying Configuration Requests Changes in v2: - Fix st,stm32-pcie-common.yaml dt_binding_check Changes in v1: Address comments from Rob Herring and Bjorn Helgaas: - Drop st,limit-mrrs and st,max-payload-size from this patchset - Remove single reset and clocks binding names and misc yaml cleanups - Split RC/EP common bindings to a separate schema file - Use correct PCIE_T_PERST_CLK_US and PCIE_T_RRS_READY_MS defines - Use .remove instead of .remove_new - Fix bar reset sequence in EP driver - Use cleanup blocks for error handling - Cosmetic fixes Christian Bruel (10): dt-bindings: PCI: Add STM32MP25 PCIe Root Complex bindings PCI: dwc: Add dw_pcie_wake_irq_handler helper PCI: stm32: Add PCIe host support for STM32MP25 dt-bindings: PCI: Add STM32MP25 PCIe Endpoint bindings PCI: stm32: Add PCIe Endpoint support for STM32MP25 MAINTAINERS: add entry for ST STM32MP25 PCIe drivers arm64: dts: st: add PCIe pinctrl entries in stm32mp25-pinctrl.dtsi arm64: dts: st: Add PCIe Rootcomplex mode on stm32mp251 arm64: dts: st: Add PCIe Endpoint mode on stm32mp251 arm64: dts: st: Enable PCIe on the stm32mp257f-ev1 board .../bindings/pci/st,stm32-pcie-common.yaml | 33 ++ .../bindings/pci/st,stm32-pcie-ep.yaml | 67 +++ .../bindings/pci/st,stm32-pcie-host.yaml | 116 +++++ MAINTAINERS | 7 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 20 + arch/arm64/boot/dts/st/stm32mp251.dtsi | 60 ++- arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 22 + drivers/pci/controller/dwc/Kconfig | 24 + drivers/pci/controller/dwc/Makefile | 2 + .../pci/controller/dwc/pcie-designware-host.c | 15 + drivers/pci/controller/dwc/pcie-designware.h | 2 + drivers/pci/controller/dwc/pcie-stm32-ep.c | 420 ++++++++++++++++++ drivers/pci/controller/dwc/pcie-stm32.c | 372 ++++++++++++++++ drivers/pci/controller/dwc/pcie-stm32.h | 16 + 14 files changed, 1175 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/pci/st,stm32-pcie-common.yaml create mode 100644 Documentation/devicetree/bindings/pci/st,stm32-pcie-ep.yaml create mode 100644 Documentation/devicetree/bindings/pci/st,stm32-pcie-host.yaml create mode 100644 drivers/pci/controller/dwc/pcie-stm32-ep.c create mode 100644 drivers/pci/controller/dwc/pcie-stm32.c create mode 100644 drivers/pci/controller/dwc/pcie-stm32.h