From patchwork Thu Oct 8 09:43:12 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ley Foon Tan X-Patchwork-Id: 7350841 X-Patchwork-Delegate: bhelgaas@google.com Return-Path: X-Original-To: patchwork-linux-pci@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id DF0459F1D5 for ; Thu, 8 Oct 2015 09:45:59 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id D496D203B8 for ; Thu, 8 Oct 2015 09:45:57 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 4EF83200B4 for ; Thu, 8 Oct 2015 09:45:56 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755595AbbJHJpl (ORCPT ); Thu, 8 Oct 2015 05:45:41 -0400 Received: from mail-bn1bon0099.outbound.protection.outlook.com ([157.56.111.99]:16800 "EHLO na01-bn1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1755749AbbJHJoR (ORCPT ); Thu, 8 Oct 2015 05:44:17 -0400 Received: from CH1PR03CA007.namprd03.prod.outlook.com (10.255.156.152) by BLUPR03MB1490.namprd03.prod.outlook.com (10.163.81.20) with Microsoft SMTP Server (TLS) id 15.1.293.16; Thu, 8 Oct 2015 09:44:14 +0000 Received: from BL2FFO11FD039.protection.gbl (10.255.156.132) by CH1PR03CA007.outlook.office365.com (10.255.156.152) with Microsoft SMTP Server (TLS) id 15.1.293.16 via Frontend Transport; Thu, 8 Oct 2015 09:44:14 +0000 Authentication-Results: spf=softfail (sender IP is 66.35.236.227) smtp.mailfrom=altera.com; vger.kernel.org; dkim=none (message not signed) header.d=none; vger.kernel.org; dmarc=none action=none header.from=altera.com; Received-SPF: SoftFail (protection.outlook.com: domain of transitioning altera.com discourages use of 66.35.236.227 as permitted sender) Received: from sj-itexedge03.altera.priv.altera.com (66.35.236.227) by BL2FFO11FD039.mail.protection.outlook.com (10.173.161.135) with Microsoft SMTP Server (TLS) id 15.1.293.9 via Frontend Transport; Thu, 8 Oct 2015 09:44:14 +0000 Received: from sj-mail01.altera.com (137.57.1.6) by webmail.altera.com (66.35.236.227) with Microsoft SMTP Server (TLS) id 14.3.174.1; Thu, 8 Oct 2015 02:44:02 -0700 Received: from leyfoon-vm (pg-lftan-l.altera.com [137.57.103.123]) by sj-mail01.altera.com (8.13.7+Sun/8.13.7) with SMTP id t989i2sG012841; Thu, 8 Oct 2015 02:44:04 -0700 (PDT) Received: by leyfoon-vm (sSMTP sendmail emulation); Thu, 08 Oct 2015 17:44:02 +0800 From: Ley Foon Tan To: Bjorn Helgaas , Russell King , Marc Zyngier CC: Arnd Bergmann , Dinh Nguyen , , , , , , Ley Foon Tan , , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , "Kumar Gala" , Lorenzo Pieralisi Subject: [PATCH v8 4/6] pci: altera: Add Altera PCIe MSI driver Date: Thu, 8 Oct 2015 17:43:12 +0800 Message-ID: <1444297394-3122-5-git-send-email-lftan@altera.com> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1444297394-3122-1-git-send-email-lftan@altera.com> References: <1444297394-3122-1-git-send-email-lftan@altera.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BL2FFO11FD039; 1:KVxf3MT20pCfACx4FXMzAx7f3Fns78zKo+vq/HKA6I+/aeSwnuFa9YPiGHZ6HpO8xYU42kyOohTZOMNsx8xTIVURa9oS1FBh+3CtcF0ITs43YxrG/yrpPPxHLmXaDMJqproUHrbSiKvIvYZlbXt2M6CwQqgSlC57bieOGl1sqJFth4MzMtkwNR44381lhn5ipOfaS1WivVhUAyNKsd2l9nWcn6M93S0ZRLY8acnVkl/DXchzuJ3s4IZNwdjU2CWUvVZgpyga5fEz3qwQS4v+5dcH9+CaNKP5nmoKvq8ysVrF8WVG/QRnIBOQmEkr12hoFJ7krglepvUdrbGs5iVhNqsfQ45ehlUqjbzpSkQ+bxM89TM+fKOUmTmca5hGDJcg X-Forefront-Antispam-Report: CIP:66.35.236.227; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(2980300002)(189002)(199003)(48376002)(47776003)(5003940100001)(15975445007)(33646002)(64706001)(5007970100001)(19580395003)(6806005)(36756003)(19580405001)(2950100001)(92566002)(11100500001)(50226001)(76176999)(106466001)(97736004)(81156007)(5001960100002)(86362001)(5001920100001)(5001770100001)(46102003)(229853001)(42186005)(50466002)(5008740100001)(87936001)(105596002)(50986999)(189998001)(7099028)(2004002); DIR:OUT; SFP:1101; SCL:1; SRVR:BLUPR03MB1490; H:sj-itexedge03.altera.priv.altera.com; FPR:; SPF:SoftFail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BLUPR03MB1490; 2:2XUsYJ/EAvXrfI2C3dB3ZMRsLTk81wOsGQui77KbFWIA9n1WNnmkGo1M51PMPGmnhWOlpfgiZmn+xoq0iHKuaQuSFmjK2s2dRXxwfXVyY7iBdlLSOUybRvXihdwSxTyY3JlkcfMYKc0wmRwIGYyRkJ+RqHHG3Am4FGw89gsfSEY=; 3:e5TeeXIihDqxPk6pLQKzEMQPqg8qoFBqFibDiCFJYc7O0FDbnOzT9J1U7IGJuS3uUsWBnAcSUyjGrealRDqjsUxCGVnVGnG3OBS4jG2l2Kb5jFzKH6ppPljHvBtl0OlWeOG6yuJH+U7AuLtIfKGuB/N/Zli0jOYZufHktGLnKo0jsOzxCnd/zE7fiDeKAQW+hYJ94OSjEfhL1dEwdxiiiWmSuafH94BXzArdIfsgwsY=; 25:BiNezYZgjhidu1GiGTHfM3RSJ9hL8Qigcx560AdVG5TAMroY9AW3IE37gRfej0mCKg4iFVdL5DRPOmQvvi+SkifxEFE8a+en/NuxScfWh4eaG7p1CzRGlWVchgNsqigsMdyCmj5wFm6Dd0szbbBQ9dJhVy04MxDGsJtIXgbJfVZ0wd3wxk0p3do3EymPazks8FG6c+3U5qersf81qIgfaRsQRXorp/cSodggdkXgtQUPmYpZnmImveGLhfBRTzSAHi5I3J3fDTRjH3+UTQxFfA==; 20:EoIcC4Oe38CNWNuoaF9UBnVpjTqCdpRR9ZF4WtFGpymXP8Pp3R8gsv3fGBjeYrIXYNm1I3CkKMYJZmUl1Rv8WyybcrpUDUi+u7VKYk7Nxw/1X+r39RyW4SrT/5QOMjluNPlTjhsEvcfB8bnltZuzjQvVasZ6/F/HQon5d2rs89U= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BLUPR03MB1490; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(520078)(5005006)(8121501046)(3002001); SRVR:BLUPR03MB1490; BCL:0; PCL:0; RULEID:; SRVR:BLUPR03MB1490; X-Microsoft-Exchange-Diagnostics: 1; BLUPR03MB1490; 4:T//yTGa9GFqGE/JgQHz9Al9sNHqhO44q8KmuqPIxd4a7YDRDNoej0U89tZIW6np5NfDaBVuCwqmWsSAWkh2fDPZbwu3iU0KVCwpmKinbSKWE+AmMlWYKCM+96nVR8gZL2BBLcDHRB3DstulNVPT3X4Rk2+VvcMpe5szQUMOIXJD86WJB2GUrNPF/FzzHXt78dkoGjsYcPpKsUg0JMJghRBc07Gps4OFIpJ8xiXRdYb1wYdyBud8Ifev9ef/6kW6PIJBWxcfHRKQq/Ny65+MJUEhWekKB7T5eRn3yuQ5/UclbLlpRN0xlATrKv44zDh0WVF5C+hM62LAe6xvQg8ZnFufEgKCARWOFba95i1U5I8U= X-Forefront-PRVS: 0723A02764 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BLUPR03MB1490; 23:VDHEK0XAvv9tLA+DQ98/5j2YT3z2rRv1LCtSc7Ee4?= =?us-ascii?Q?fMFY/+bYBdYiekuiodQYIK1VJd6+VCv2oSDkA3SmuQmtlnLqGdo7KcsayojA?= =?us-ascii?Q?aPM5jSfsYb8o5iR3ss1sa4h26vAp0F/ELxCtiI9fPZ+DFuDAhUyXs/ShThM6?= =?us-ascii?Q?Yxeb5j0XJ4gxHfuf35/XiSWI469XbrTETJNnwmtK04mmAepBYpn7NXDNS+zs?= =?us-ascii?Q?h7ssOEyWn5S0Dm2RG4CIqHWykuFI5RqhAJMP2cC0vUclL3Nz/UTb6NX2ocMw?= =?us-ascii?Q?kOsCnlMAoP78kDNXn/p1Sv1SeHySqF11rh824ajQAskxQYxpKQtEojZJZMGp?= =?us-ascii?Q?gxGvjZcShFLLzjrTxWVLH9GZUDSil/N/nop7cilgkiy7QTgu0lXr5SNBXN2h?= =?us-ascii?Q?windcwlARFor9hjkBCrnDOJonhYaf6M9XEJTAwn+RzR0g90zWTSoqjP3Hnga?= =?us-ascii?Q?pB2mZ/65V26tta4J7P19Uyb809w1sgHQSfiycQnNr55ai2wlYRzxigZcElDU?= =?us-ascii?Q?R+s/2j4QJkcZASphEYniJatPQm4fzsSvF/3a/kuJ0WomQuwV5EU4rRJXSiF0?= =?us-ascii?Q?ykLbdK76CiiwDA4bG/51+3T3jj8cs1omNlLiwxO5uFlBzFXJvRodSypXYvLV?= =?us-ascii?Q?obulACMzdawq1EdWRoJwu2WndSMeVWxfjKZewzhsxWpgQwgxkD4w/dloUiIu?= =?us-ascii?Q?4MEkgF4bLYp7sZvi1E4yO4h3ouFJaIPNYqG0rRsl3Z/NxAQbyhdToVaGW2WN?= =?us-ascii?Q?+kR7bP47rI2krvKzZlXc4jfIS4xeKU+FpOvDt4nU3cEmNzk6LwhIwEUBfzLY?= =?us-ascii?Q?meBV/oDRoamTm5sUYwERsUOuBQ4a6ABa5MXki38qRXM4B5zTz2vzWY0Y52jI?= =?us-ascii?Q?TqyHB3WqsCfISdY4Ak0cFhdpKCB0cYWBLWQrLfQHKbd277xUrpCwysVEpnq/?= =?us-ascii?Q?ModuATBjFmvL4L9G3eATA/4zkSopDpIavfsbtO4gdrU4J9vD4ggwSC1iQ9/5?= =?us-ascii?Q?XOcxnEBOYWBE2SGVLMGtjaITPc1lE6pWUB/wmw4dsxwJ2mXnHpm7fccefEiW?= =?us-ascii?Q?wBRvvE=3D?= X-Microsoft-Exchange-Diagnostics: 1; BLUPR03MB1490; 5:XABC3THDKVe6o4FpEJP96MxL6WcvzYrWm/X3CdrujRbPol2aqWbBDF9qRZGe/sRGIs/FAI/ErdEU74Icudh2sEiySwMqSH4Ivdq0v5RvPypeWtVeZP0BYtma3U2o/i/ix3E0l2N/RqMdMm3Iu7ph/Q==; 24:8UOXZdFxqIyssvTB103dB3mAcL6vcQk8jeSciBF79DXH0RBMCOHye6maNOsWFch841F8h/ZYqCElU6D2qlpYMIeG4TdNejUmV26JcMgGE1A=; 20:8pY8kkr8sl0kO+ydcpR4g/ye0jesxvybXnnsPTANMEtgehH5c6xalD4OqwhRYI4mdbKQd9Z8qa0u60PN/30jMWpJXaJJDXta6BxjH0bxp6LlxY6bfgCgJoRx5Tzw7mqqud7uQXBUJZjhQ1FnpbAy7GKKybicHBGgnjCAH41wDIo= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: altera.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Oct 2015 09:44:14.0709 (UTC) X-MS-Exchange-CrossTenant-Id: fbd72e03-d4a5-4110-adce-614d51f2077a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=fbd72e03-d4a5-4110-adce-614d51f2077a; Ip=[66.35.236.227]; Helo=[sj-itexedge03.altera.priv.altera.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BLUPR03MB1490 Sender: linux-pci-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds Altera PCIe MSI driver. This soft IP supports configurable number of vectors, which is a dts parameter. Signed-off-by: Ley Foon Tan Reviewed-by: Marc Zyngier --- drivers/pci/host/Kconfig | 8 + drivers/pci/host/Makefile | 1 + drivers/pci/host/pcie-altera-msi.c | 310 +++++++++++++++++++++++++++++++++++++ 3 files changed, 319 insertions(+) create mode 100644 drivers/pci/host/pcie-altera-msi.c diff --git a/drivers/pci/host/Kconfig b/drivers/pci/host/Kconfig index 08f2543..0500bb3 100644 --- a/drivers/pci/host/Kconfig +++ b/drivers/pci/host/Kconfig @@ -152,4 +152,12 @@ config PCIE_ALTERA Say Y here if you want to enable PCIe controller support for Altera SoCFPGA family of SoCs. +config PCIE_ALTERA_MSI + bool "Altera PCIe MSI feature" + depends on PCI_MSI + select PCI_MSI_IRQ_DOMAIN + help + Say Y here if you want PCIe MSI support for the Altera SocFPGA SoC. + This MSI driver supports Altera MSI to GIC controller IP. + endmenu diff --git a/drivers/pci/host/Makefile b/drivers/pci/host/Makefile index 6954f76..6c4913d 100644 --- a/drivers/pci/host/Makefile +++ b/drivers/pci/host/Makefile @@ -18,3 +18,4 @@ obj-$(CONFIG_PCIE_IPROC) += pcie-iproc.o obj-$(CONFIG_PCIE_IPROC_PLATFORM) += pcie-iproc-platform.o obj-$(CONFIG_PCIE_IPROC_BCMA) += pcie-iproc-bcma.o obj-$(CONFIG_PCIE_ALTERA) += pcie-altera.o +obj-$(CONFIG_PCIE_ALTERA_MSI) += pcie-altera-msi.o diff --git a/drivers/pci/host/pcie-altera-msi.c b/drivers/pci/host/pcie-altera-msi.c new file mode 100644 index 0000000..37a358e --- /dev/null +++ b/drivers/pci/host/pcie-altera-msi.c @@ -0,0 +1,310 @@ +/* + * Copyright Altera Corporation (C) 2013-2015. All rights reserved + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see . + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define MSI_STATUS 0x0 +#define MSI_ERROR 0x4 +#define MSI_INTMASK 0x8 + +#define MAX_MSI_VECTORS 32 +struct altera_msi { + DECLARE_BITMAP(used, MAX_MSI_VECTORS); + struct mutex lock; /* proctect used variable */ + struct platform_device *pdev; + struct irq_domain *msi_domain; + struct irq_domain *inner_domain; + void __iomem *csr_base; + void __iomem *vector_base; + phys_addr_t vector_phy; + u32 num_of_vectors; + int irq; +}; + +static inline void msi_writel(struct altera_msi *msi, u32 value, u32 reg) +{ + writel_relaxed(value, msi->csr_base + reg); +} + +static inline u32 msi_readl(struct altera_msi *msi, u32 reg) +{ + return readl_relaxed(msi->csr_base + reg); +} + +static void altera_msi_isr(struct irq_desc *desc) +{ + struct irq_chip *chip = irq_desc_get_chip(desc); + struct altera_msi *msi; + unsigned long status; + u32 num_of_vectors; + u32 bit; + u32 virq; + + chained_irq_enter(chip, desc); + msi = irq_desc_get_handler_data(desc); + num_of_vectors = msi->num_of_vectors; + + while ((status = msi_readl(msi, MSI_STATUS)) != 0) { + for_each_set_bit(bit, &status, msi->num_of_vectors) { + /* Dummy read from vector to clear the interrupt */ + readl_relaxed(msi->vector_base + (bit * sizeof(u32))); + + virq = irq_find_mapping(msi->inner_domain, bit); + if (virq) + generic_handle_irq(virq); + else + dev_err(&msi->pdev->dev, "unexpected MSI\n"); + } + } + + chained_irq_exit(chip, desc); +} + +static struct irq_chip altera_msi_irq_chip = { + .name = "Altera PCIe MSI", + .irq_mask = pci_msi_mask_irq, + .irq_unmask = pci_msi_unmask_irq, +}; + +static struct msi_domain_info altera_msi_domain_info = { + .flags = (MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS | + MSI_FLAG_PCI_MSIX), + .chip = &altera_msi_irq_chip, +}; + +static void altera_compose_msi_msg(struct irq_data *data, struct msi_msg *msg) +{ + struct altera_msi *msi = irq_data_get_irq_chip_data(data); + phys_addr_t addr = msi->vector_phy + (data->hwirq * sizeof(u32)); + + msg->address_lo = lower_32_bits(addr); + msg->address_hi = upper_32_bits(addr); + msg->data = data->hwirq; + + dev_dbg(&msi->pdev->dev, "msi#%d address_hi 0x%x address_lo 0x%x\n", + (int)data->hwirq, msg->address_hi, msg->address_lo); +} + +static int altera_msi_set_affinity(struct irq_data *irq_data, + const struct cpumask *mask, bool force) +{ + return -EINVAL; +} + +static struct irq_chip altera_msi_bottom_irq_chip = { + .name = "Altera MSI", + .irq_compose_msi_msg = altera_compose_msi_msg, + .irq_set_affinity = altera_msi_set_affinity, +}; + +static int altera_irq_domain_alloc(struct irq_domain *domain, unsigned int virq, + unsigned int nr_irqs, void *args) +{ + struct altera_msi *msi = domain->host_data; + unsigned long bit; + u32 mask; + + WARN_ON(nr_irqs != 1); + mutex_lock(&msi->lock); + + bit = find_first_zero_bit(msi->used, msi->num_of_vectors); + if (bit >= msi->num_of_vectors) + return -ENOSPC; + + set_bit(bit, msi->used); + + mutex_unlock(&msi->lock); + + irq_domain_set_info(domain, virq, bit, &altera_msi_bottom_irq_chip, + domain->host_data, handle_simple_irq, + NULL, NULL); + + mask = msi_readl(msi, MSI_INTMASK); + mask |= 1 << bit; + msi_writel(msi, mask, MSI_INTMASK); + + return 0; +} + +static void altera_irq_domain_free(struct irq_domain *domain, + unsigned int virq, unsigned int nr_irqs) +{ + struct irq_data *d = irq_domain_get_irq_data(domain, virq); + struct altera_msi *msi = irq_data_get_irq_chip_data(d); + u32 mask; + + mutex_lock(&msi->lock); + + if (!test_bit(d->hwirq, msi->used)) { + dev_err(&msi->pdev->dev, "trying to free unused MSI#%lu\n", + d->hwirq); + } else { + __clear_bit(d->hwirq, msi->used); + mask = msi_readl(msi, MSI_INTMASK); + mask &= ~(1 << d->hwirq); + msi_writel(msi, mask, MSI_INTMASK); + } + + mutex_unlock(&msi->lock); +} + +static const struct irq_domain_ops msi_domain_ops = { + .alloc = altera_irq_domain_alloc, + .free = altera_irq_domain_free, +}; + +static int altera_allocate_domains(struct altera_msi *msi) +{ + msi->inner_domain = irq_domain_add_linear(NULL, msi->num_of_vectors, + &msi_domain_ops, msi); + if (!msi->inner_domain) { + dev_err(&msi->pdev->dev, "failed to create IRQ domain\n"); + return -ENOMEM; + } + + msi->msi_domain = pci_msi_create_irq_domain(msi->pdev->dev.of_node, + &altera_msi_domain_info, msi->inner_domain); + if (!msi->msi_domain) { + dev_err(&msi->pdev->dev, "failed to create MSI domain\n"); + irq_domain_remove(msi->inner_domain); + return -ENOMEM; + } + + return 0; +} + +static void altera_free_domains(struct altera_msi *msi) +{ + irq_domain_remove(msi->msi_domain); + irq_domain_remove(msi->inner_domain); +} + +static int altera_msi_remove(struct platform_device *pdev) +{ + struct altera_msi *msi = platform_get_drvdata(pdev); + + msi_writel(msi, 0, MSI_INTMASK); + irq_set_chained_handler(msi->irq, NULL); + irq_set_handler_data(msi->irq, NULL); + + altera_free_domains(msi); + + platform_set_drvdata(pdev, NULL); + return 0; +} + +static int altera_msi_probe(struct platform_device *pdev) +{ + struct altera_msi *msi; + struct device_node *np = pdev->dev.of_node; + struct resource *res; + int ret; + + msi = devm_kzalloc(&pdev->dev, sizeof(struct altera_msi), + GFP_KERNEL); + if (!msi) + return -ENOMEM; + + mutex_init(&msi->lock); + msi->pdev = pdev; + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "csr"); + if (!res) { + dev_err(&pdev->dev, + "no csr memory resource defined\n"); + return -ENODEV; + } + + msi->csr_base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(msi->csr_base)) { + dev_err(&pdev->dev, "failed to map csr memory\n"); + return PTR_ERR(msi->csr_base); + } + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, + "vector_slave"); + if (!res) { + dev_err(&pdev->dev, + "no vector_slave memory resource defined\n"); + return -ENODEV; + } + + msi->vector_base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(msi->vector_base)) { + dev_err(&pdev->dev, "failed to map vector_slave memory\n"); + return PTR_ERR(msi->vector_base); + } + + msi->vector_phy = res->start; + + if (of_property_read_u32(np, "num-vectors", &msi->num_of_vectors)) { + dev_err(&pdev->dev, "failed to parse the number of vectors\n"); + return -EINVAL; + } + + ret = altera_allocate_domains(msi); + if (ret) + return ret; + + msi->irq = platform_get_irq(pdev, 0); + if (msi->irq <= 0) { + dev_err(&pdev->dev, "failed to map IRQ: %d\n", msi->irq); + ret = -ENODEV; + goto err; + } + + irq_set_chained_handler_and_data(msi->irq, altera_msi_isr, msi); + platform_set_drvdata(pdev, msi); + + return 0; + +err: + altera_msi_remove(pdev); + return ret; +} + +static const struct of_device_id altera_msi_of_match[] = { + { .compatible = "altr,msi-1.0", NULL }, + { }, +}; + +static struct platform_driver altera_msi_driver = { + .driver = { + .name = "altera-msi", + .of_match_table = altera_msi_of_match, + }, + .probe = altera_msi_probe, + .remove = altera_msi_remove, +}; + +static int __init altera_msi_init(void) +{ + return platform_driver_register(&altera_msi_driver); +} + +subsys_initcall(altera_msi_init); + +MODULE_AUTHOR("Ley Foon Tan "); +MODULE_DESCRIPTION("Altera PCIe MSI support"); +MODULE_LICENSE("GPL v2");