From patchwork Thu May 5 19:14:59 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Florian Fainelli X-Patchwork-Id: 9026891 X-Patchwork-Delegate: bhelgaas@google.com Return-Path: X-Original-To: patchwork-linux-pci@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 9037CBF29F for ; Thu, 5 May 2016 19:16:37 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 91DFC203E6 for ; Thu, 5 May 2016 19:16:36 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 8A6C62035D for ; Thu, 5 May 2016 19:16:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755702AbcEETQV (ORCPT ); Thu, 5 May 2016 15:16:21 -0400 Received: from mail-pf0-f174.google.com ([209.85.192.174]:34141 "EHLO mail-pf0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755880AbcEETPL (ORCPT ); Thu, 5 May 2016 15:15:11 -0400 Received: by mail-pf0-f174.google.com with SMTP id y69so40442274pfb.1; Thu, 05 May 2016 12:15:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=U7oCK3LYJ7nA55X3fV7mCm/Co0FciPqL5xF5jkaq7YA=; b=g+944ASX2x7txdfP9cXOkWD8wTbw/ZTFjf3RRv7ejNlfOFlYQVSH/nizQNyWVRF9G1 7mqOt7NeFlR2N14YA3C/9FCU7261Ubi+nfwzSbS7e2/f8PAdICkw4bPJhaphGCBTO26K G+rNKpbajuEWa3fBbqAbvUL1qld8ieijoDmLDeCPvTgKnEeYwhbf6O2NvZqACgXWPS6V 4q9H5svGjAdy9bSn9z5bpTMYlAGNeSiwX5DVF4cMeLB11Ta7p4EEUoIFwFV7+celLT46 Ube5sPRojR3amuK5bTLyk8u+u5YLjOgcDs02cEehVXZmXJqKRV1yjhqBRzjrFW6FOL6G xf8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=U7oCK3LYJ7nA55X3fV7mCm/Co0FciPqL5xF5jkaq7YA=; b=BXdl+xBDy6D80TZknrXThxFzJ/e8zPupIOe/TxA1j9blJxtsGDviLRi0NH+1nwYA1t pJoPPCC+KqEVscbkoFJ1+Bvyhmr5cVK748lHePvA7GoyNyKi1SH7cw/U0ONI3s8yJcKs 1cPDT7CY4PnCmhJ2HJ99ZBINHZ6ZmizHNxp7TePJli+y1jpgcXREpAHaeFQZz8ZDPAWV OPPHZc0PPDZBjw7GIzTpwhShlJeDaeNH7CT/Q+bDeS/HCXNCCQdPJ1gwApmdgeq71var hRJOuJRQxwSy2JfJ3XVk635GaWV5GnbrACyReNbiVoalBZUkl68EOXBK2NCmd5+z6h74 A3Hw== X-Gm-Message-State: AOPr4FXui3JEuOWZk8CKNgsRqGWojiFHqp9y0n1p6L6NMJkPq2wQ9cIjyjm9x22FyCIZ1Q== X-Received: by 10.98.79.6 with SMTP id d6mr23108957pfb.22.1462475710480; Thu, 05 May 2016 12:15:10 -0700 (PDT) Received: from fainelli-desktop.broadcom.com (5520-maca-inet1-outside.broadcom.com. [216.31.211.11]) by smtp.gmail.com with ESMTPSA id we8sm15511162pac.29.2016.05.05.12.15.09 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 05 May 2016 12:15:09 -0700 (PDT) From: Florian Fainelli To: linux-pci@vger.kernel.org Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, bcm-kernel-feedback-list@broadcom.com, jim2101024@gmail.com, bhelgaas@google.com, arnd@arndb.de, Florian Fainelli Subject: [PATCH v2 1/2] Documentation: DT: bindings: Add Broadcom STB PCIe bindings Date: Thu, 5 May 2016 12:14:59 -0700 Message-Id: <1462475700-1654-2-git-send-email-f.fainelli@gmail.com> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1462475700-1654-1-git-send-email-f.fainelli@gmail.com> References: <1462475700-1654-1-git-send-email-f.fainelli@gmail.com> Sender: linux-pci-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org X-Spam-Status: No, score=-8.9 required=5.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_HI, RP_MATCHES_RCVD, T_DKIM_INVALID, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Jim Quinlan This patchs adds the Device Tree bindings for the Broadcom STB PCIe root complex hardware. Signed-off-by: Jim Quinlan Signed-off-by: Florian Fainelli --- Changes in v2: - rewrite the binding document almost from scratch to include many more references to existing documents - describe missing properties - give better examples .../devicetree/bindings/pci/brcm,brcmstb-pcie.txt | 98 ++++++++++++++++++++++ 1 file changed, 98 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/brcm,brcmstb-pcie.txt diff --git a/Documentation/devicetree/bindings/pci/brcm,brcmstb-pcie.txt b/Documentation/devicetree/bindings/pci/brcm,brcmstb-pcie.txt new file mode 100644 index 000000000000..3682b0f0bc26 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/brcm,brcmstb-pcie.txt @@ -0,0 +1,98 @@ +Broadcom STB PCIe Host Controller Device Tree Bindings + +This document describes the binding of the PCIe Root Complex hardware found in +Broadcom Set Top Box System-on-Chips such as BCM7425 (MIPS), BCM7435 (MIPS) and +BCM7445 (ARMv7). + +Required properties: +- compatible: must be one of: "brcm,bcm7425-pcie" + "brcm,bcm7435-pcie" + "brcm,bcm7445-pcie" + +- reg: specifies the physical base address of the controller registers and + its length + +- interrupt-parent: must be a reference (phandle) to the parent interrupt + controller in the system (7038-l1-intc on MIPS, GIC on ARM/ARM64) + +- interrrupts: first interrupt must be the Level 1 interrupt number corresponding + to the main PCIe RC interrupt, second interrupt must be the MSI interrupt + See the interrupt-parent documentation for the number of cells and their meaning: + MIPS: Documentation/devicetree/bindings/interrupt-controller/brcm,bcm7038-l1-intc.txt + ARM/ARM64: Documentation/devicetree/bindings/interrupt-controller/arm,gic.txt + +- interrupt-names: must be "pcie", and if present "msi" + +- interrupt-map: see pci.txt + +- interrupt-map-mask: see pci.txt + +- #address-cells: must be set to <3>, see pci.txt + +- #size-cells: must be set to <2>, see pci.txt + +- ranges: ranges for the PCI outbound windows, no I/O or prefetchable windows + must be specified here, only non-prefetchable. 32-bits windows or 64-bits + windows are allowed based on the host processor's capabilities (ARM w/ LPAE, + ARM64). + +- #interrupt-cells: set to <1>, see pci.txt + +- brcm,log2-scb-sizes: log2 size of the SCB window that is mapped to PCIe space + there must be exactly one value per memory controller present in the system + (ranges from 1 to 3) + +Optional properties: + +- msi-controller: indicates that this is a MSI controller node (when supported) + +- clocks: phandle to the functional clock that feeds into the PCIe RC block + +- clock-names: the name(s) of the clocks specified in 'clocks'. Note + that if the 'clocks' property is given, 'clock-names' is mandatory, + and the name of the clock is expected to be "pcie". + +- brcm,ssc: boolean that indicates usage of spread-spectrum clocking + +- brcm,gen: integer that indicates desired forced generation of link: 1 => 2.5 + Gbps, 2 => 5.0 Gbps, 3 => 8.0 Gbps. Will override the auto-negotation if + specified. + +- <*>-supply: see Documentation/devicetree/bindings/regulator/regulator.txt + +- <*>-supply-names: see Documentation/devicetree/bindings/regulator/regulator.txt + +Example Node: + +This example assumes that the top-level #address-cells = <2> and #size-cells = +<2>, e.g: ARM LPAE configuration. + + pcie0: pcie-controller@f0460000 { + reg = <0x0 0xf0460000 0x0 0x9310>; + interrupts = <0x0 0x33 0x4>, <0x0 0x34, 0x4>; + interrupt-names = "pcie", "msi"; + compatible = "brcm,bcm7445-pcie"; + #address-cells = <3>; + #size-cells = <2>; + + /* Two non-prefetchable 32-bits memory space, each of 128MB + * with the following mapping: + * PCIe address => CPU physical address space + * 0x00_0000_0000 => 0x00_C000_0000 + * 0x00_0800_0000 => 0x00_C800_0000 + */ + ranges = <0x02000000 0x00000000 0x00000000 0x00000000 0xc0000000 0x00000000 0x08000000>, + <0x02000000 0x00000000 0x08000000 0x00000000 0xc8000000 0x00000000 0x08000000>; + #interrupt-cells = <1>; + interrupt-map-mask = <0xf800 0 0 7>; + interrupt-map = <0 0 0 1 &intc 47 3 + 0 0 0 2 &intc 48 3 + 0 0 0 3 &intc 49 3 + 0 0 0 4 &intc 50 3>; + clocks = <&pcie0>; + clock-names = "pcie"; + brcm,ssc; + brcm,log2-scb-sizes = <0x1e 0x1e 0x1e>; + vreg-wifi-pwr-supply-names = "vreg-wifi-pwr"; + vreg-wifi-pwr-supply = <&vreg-wifi-pwr>; + };