From patchwork Fri Sep 8 12:45:02 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 9943875 X-Patchwork-Delegate: bhelgaas@google.com Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 943B36034B for ; Fri, 8 Sep 2017 12:45:12 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 85613286D2 for ; Fri, 8 Sep 2017 12:45:12 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 78DAF286D5; Fri, 8 Sep 2017 12:45:12 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.5 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, RCVD_IN_DNSWL_HI, RCVD_IN_SORBS_SPAM autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id BA8FD286D2 for ; Fri, 8 Sep 2017 12:45:11 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755581AbdIHMpJ (ORCPT ); Fri, 8 Sep 2017 08:45:09 -0400 Received: from mail-lf0-f48.google.com ([209.85.215.48]:36642 "EHLO mail-lf0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755159AbdIHMpI (ORCPT ); Fri, 8 Sep 2017 08:45:08 -0400 Received: by mail-lf0-f48.google.com with SMTP id m199so5416701lfe.3 for ; Fri, 08 Sep 2017 05:45:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=aK5c7kPpdCYpH7K6rkOUIFXOzYt8+dz+7wZCOQu7EYk=; b=dt7SGoqk2pj3ytblwPwPx9c62G0Rj764BXDluqgu4wTfOQrrB1YegDYQUfK9gTlZ+4 lMavuNHpULEpwwWZKyaqIsbN4NvySNHsD5T/oMQ6ssYmGX+QZmnoi4vNVgXa+xRqJjbc 5GInevvtBG2LDBNyTCeDaEPGA+fVxDdhUouMU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=aK5c7kPpdCYpH7K6rkOUIFXOzYt8+dz+7wZCOQu7EYk=; b=grvz/7K2PNE5PK+5ihmlXRQHbXg9abcIcALxh0V5pXuMd6ZGYb299IhBE1XuoVM6IA UXdkvSHF3CZgjvZpd/ZktdaGtNsRxLQvwZfRNv8Hc8CPSwskCT0ZFtB6FM7HZFaUGpwy mMb5iC+2r5pwZzrIJdd0SKF9W8+wpy+sQTy+kxgxAwvx6nRhK3qId32z7q/vOZZuJBQh hTOu0DaTFiUdN4gh42SDoaT2EiFcricPfrBuD5V2+23Z9UC1dVTMoLRUdaE3TfEXnbfW +dxArJ4MlLKVbW79kEz7/aIiDUnh9aNf1c56XFPubPbUAuo06yje+g+hNnLvhbszg7E1 O0yQ== X-Gm-Message-State: AHPjjUiRW3Tjd7r/p3Zz0WsiGHlPrlLWAiiJ+oc1VX83VE7r1seNhxif JrEgMjAtQyh1tkb6 X-Google-Smtp-Source: AOwi7QB8L09MHryJ/wwdfI9KNxPyzLy4VQSTdfxlt99g9nM4gXwHvKJv8+LJ9OijYqf0+1mQxN/xkQ== X-Received: by 10.46.9.67 with SMTP id 64mr1015996ljj.134.1504874706824; Fri, 08 Sep 2017 05:45:06 -0700 (PDT) Received: from genomnajs.ideon.se ([85.235.10.227]) by smtp.gmail.com with ESMTPSA id n74sm304029lfn.19.2017.09.08.05.45.05 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 08 Sep 2017 05:45:05 -0700 (PDT) From: Linus Walleij To: Bjorn Helgaas , Lorenzo Pieralisi , Arnd Bergmann Cc: linux-pci@vger.kernel.org, Linus Walleij , devicetree@vger.kernel.org, Marc Gonzalez Subject: [PATCH 1/2 v4] PCI: v3: Update the device tree bindings Date: Fri, 8 Sep 2017 14:45:02 +0200 Message-Id: <20170908124503.4491-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.13.5 Sender: linux-pci-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP The bindings for the V3 Semiconductor PCI bridge are a tad bit outdated and predates the more formal format we have adopted for the bindings. Update them a bit so it is easier to read, and add the Integrator AP- specific compatible so we can detect that we are running on that specific platform. Add a second register bank for the configuration memory area. The device tree specs does specify a memory range for configuration space but it is not applicable to custom accessors like this. Instead follow the pattern from the Versatile PCI adapter and simply add a second register bank for this memory. Cc: devicetree@vger.kernel.org Cc: Marc Gonzalez Acked-by: Rob Herring Signed-off-by: Linus Walleij --- ChangeLog v3->v4: - Add bus-range to the example and the required properties. ChangeLog v2->v3: - Add a second register bank for the config space. - Mention that nonpre and pre memory must be 256MB and adjacent - Make the prefetched and non-prefetched memory mapped 1:1 to the PCI address space so that local bus 0x40000000 and 0x50000000 maps to the *same* local (CPU) bus addresses. - Add reference to dma-ranges and that this is required. - Add an example from the ARM Integrator/AP - Rob ACKed an earlier version, he might want to have a glance at this before merging. ChangeLog v1->v2: - Added Rob's ACK. Bjorn: please merge this when you feel confident with it. --- .../devicetree/bindings/pci/v3-v360epc-pci.txt | 75 ++++++++++++++++++++-- 1 file changed, 68 insertions(+), 7 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/v3-v360epc-pci.txt b/Documentation/devicetree/bindings/pci/v3-v360epc-pci.txt index 30b364e504ba..11063293f761 100644 --- a/Documentation/devicetree/bindings/pci/v3-v360epc-pci.txt +++ b/Documentation/devicetree/bindings/pci/v3-v360epc-pci.txt @@ -2,14 +2,75 @@ V3 Semiconductor V360 EPC PCI bridge This bridge is found in the ARM Integrator/AP (Application Platform) -Integrator-specific notes: +Required properties: +- compatible: should be one of: + "v3,v360epc-pci" + "arm,integrator-ap-pci", "v3,v360epc-pci" +- reg: should contain two register areas: + first the base address of the V3 host bridge controller, 64KB + second the configuration area register space, 16MB +- interrupts: should contain a reference to the V3 error interrupt + as routed on the system. +- bus-range: see pci.txt +- ranges: this follows the standard PCI bindings in the IEEE Std + 1275-1994 (see pci.txt) with the following restriction: + - The non-prefetchable and prefetchable memory windows must + each be exactly 256MB (0x10000000) in size. + - The prefetchable memory window must be immediately adjacent + to the non-prefetcable memory window +- dma-ranges: three ranges for the inbound memory region. The ranges must + be aligned to a 1MB boundary, and may be 1MB, 2MB, 4MB, 8MB, 16MB, 32MB, + 64MB, 128MB, 256MB, 512MB, 1GB or 2GB in size. The memory should be marked + as pre-fetchable. Two ranges are supported by the hardware. -- syscon: should contain a link to the syscon device node (since +Integrator-specific required properties: +- syscon: should contain a link to the syscon device node, since on the Integrator, some registers in the syscon are required to - operate the V3). + operate the V3 host bridge. -V360 EPC specific notes: +Example: -- reg: should contain the base address of the V3 adapter. -- interrupts: should contain a reference to the V3 error interrupt - as routed on the system. +pci: pciv3@62000000 { + compatible = "arm,integrator-ap-pci", "v3,v360epc-pci"; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + reg = <0x62000000 0x10000>, <0x61000000 0x01000000>; + interrupt-parent = <&pic>; + interrupts = <17>; /* Bus error IRQ */ + clocks = <&pciclk>; + bus-range = <0x00 0xff>; + ranges = 0x01000000 0 0x00000000 /* I/O space @00000000 */ + 0x60000000 0 0x01000000 /* 16 MiB @ LB 60000000 */ + 0x02000000 0 0x40000000 /* non-prefectable memory @40000000 */ + 0x40000000 0 0x10000000 /* 256 MiB @ LB 40000000 1:1 */ + 0x42000000 0 0x50000000 /* prefetchable memory @50000000 */ + 0x50000000 0 0x10000000>; /* 256 MiB @ LB 50000000 1:1 */ + dma-ranges = <0x02000000 0 0x20000000 /* EBI memory space */ + 0x20000000 0 0x20000000 /* 512 MB @ LB 20000000 1:1 */ + 0x02000000 0 0x80000000 /* Core module alias memory */ + 0x80000000 0 0x40000000>; /* 1GB @ LB 80000000 */ + interrupt-map-mask = <0xf800 0 0 0x7>; + interrupt-map = < + /* IDSEL 9 */ + 0x4800 0 0 1 &pic 13 /* INT A on slot 9 is irq 13 */ + 0x4800 0 0 2 &pic 14 /* INT B on slot 9 is irq 14 */ + 0x4800 0 0 3 &pic 15 /* INT C on slot 9 is irq 15 */ + 0x4800 0 0 4 &pic 16 /* INT D on slot 9 is irq 16 */ + /* IDSEL 10 */ + 0x5000 0 0 1 &pic 14 /* INT A on slot 10 is irq 14 */ + 0x5000 0 0 2 &pic 15 /* INT B on slot 10 is irq 15 */ + 0x5000 0 0 3 &pic 16 /* INT C on slot 10 is irq 16 */ + 0x5000 0 0 4 &pic 13 /* INT D on slot 10 is irq 13 */ + /* IDSEL 11 */ + 0x5800 0 0 1 &pic 15 /* INT A on slot 11 is irq 15 */ + 0x5800 0 0 2 &pic 16 /* INT B on slot 11 is irq 16 */ + 0x5800 0 0 3 &pic 13 /* INT C on slot 11 is irq 13 */ + 0x5800 0 0 4 &pic 14 /* INT D on slot 11 is irq 14 */ + /* IDSEL 12 */ + 0x6000 0 0 1 &pic 16 /* INT A on slot 12 is irq 16 */ + 0x6000 0 0 2 &pic 13 /* INT B on slot 12 is irq 13 */ + 0x6000 0 0 3 &pic 14 /* INT C on slot 12 is irq 14 */ + 0x6000 0 0 4 &pic 15 /* INT D on slot 12 is irq 15 */ + >; +};