From patchwork Wed Apr 2 14:11:21 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Micha=C5=82_Winiarski?= X-Patchwork-Id: 14036086 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.20]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C27FA23C388; Wed, 2 Apr 2025 14:12:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=198.175.65.20 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743603133; cv=fail; b=Dzv5liJJyMxFO0GaRQrudHE+7N23oWh4CyMBwopnL0OACXp4OxcFvG5sX9aA/B0+5iEl3GUkDNYG8FnuKfH4wQkXcSG12TcsZ5tRbpxyYIflnGmCqDh21EKR7W5eqx+Ga8AGTHbmgLezjnbevG5ON0tdoBj1pW/QQjABKJko7Hs= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743603133; c=relaxed/simple; bh=siRTl6GX8QnDF0Mdme3stuVND2y9WogQTrZmNu+39U0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=E+Rxk8iPR30RWHLJWp7kI1cUnVngqpuBpq0wjLW5sE9UgwBVsUpxhufNoDPUuXiNH9I3U8Uysv9Lty75+jXHpnBoeB/SCYopMNOoyvf20h1Q3eLe+VebsQljrNqHA2hgy8DNGQ9Y3a7SMEUlzAhhLq5t0c2sGqEjILnpHTvOb0M= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=du2G0CZp; arc=fail smtp.client-ip=198.175.65.20 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="du2G0CZp" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1743603132; x=1775139132; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=siRTl6GX8QnDF0Mdme3stuVND2y9WogQTrZmNu+39U0=; b=du2G0CZpHyQVunlMKJZ+chZZn1rLH1vhOPrnSzU5Vyvkega96+F3jrHf 3cy+LdzzECMSfSImyIkGGRtn+pNhI1oqdPaAyb4MRSoC7w7Wjo5E8C8Yk rAye8su7VIn1Y/KTi81fOGegpeiSl3/Pgxn7sAkfaOyI0Xt6UZhs4Gptm CD2C9HHFgX2p6Ui8h9LlBWXro0YIztpArhZbAd8wXiMx+Alq3vQLrcoVX kE7bZG5QxTZo3DSxkTI5gOi5R1kxpjSbIJLXZI+iQiseklEeaBNm3jlUa DJYFUAuqSAvuYSxqByfjkCJLCXU3fIdO/sONelTdAXv2h4hHdeACOdAzp w==; X-CSE-ConnectionGUID: h2VfbSz5TA2rV8P1pjmMJQ== X-CSE-MsgGUID: YJWEjd8GQoSp18Oq8ZzWjw== X-IronPort-AV: E=McAfee;i="6700,10204,11392"; a="44677185" X-IronPort-AV: E=Sophos;i="6.15,182,1739865600"; d="scan'208";a="44677185" Received: from orviesa008.jf.intel.com ([10.64.159.148]) by orvoesa112.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 Apr 2025 07:12:08 -0700 X-CSE-ConnectionGUID: koFjoONqQHqeMkEMr+HnvQ== X-CSE-MsgGUID: yhvcPjnGSf+pAPZTtGfoXg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.15,182,1739865600"; d="scan'208";a="127620432" Received: from orsmsx603.amr.corp.intel.com ([10.22.229.16]) by orviesa008.jf.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 02 Apr 2025 07:12:08 -0700 Received: from ORSMSX901.amr.corp.intel.com (10.22.229.23) by ORSMSX603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.44; Wed, 2 Apr 2025 07:12:06 -0700 Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by ORSMSX901.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14 via Frontend Transport; Wed, 2 Apr 2025 07:12:06 -0700 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (104.47.56.169) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.44; Wed, 2 Apr 2025 07:12:05 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=pKl7gb1JBBSSXTa5L0XQzbQZtslVF16iPL+70ms8a2t/pj910xWYlqVmJggSPSFdDjDWQ8y8NLeF5pSGhBUYtII4YId7hwyXf0CpDxQEwMbCoLNoyZgr+XEElL2LLp0SAI2Z4u0pJQORxhA+LV5jSVf8pg3R2n3li+daUZZsqAk7oG7hDBf0nkwma63w8LC8zgn7u/46AnadDJcTADGuiPxIhz0NgOZasxiZpntwVFHLzulV2uPcyWqsuUyPZxpMFPih7QIDMygcPUSeSZekXDI5f6nj546hD5jbnH4LigSfbOfP3Mmn+v7bbVej3iY6YQAuArsAssJy0s5FZyRfrg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wTYB5JU+JVxoGhTV0ErzA5+Ib3Ar06g1IPVIx4B+wks=; b=GO33Y6CJWO/Ui/nIoaU6ekFC8Y++Jgsi3GP1MhdzItZtg/pCZSx4vd9WOM18lXfyEQciTQQaabWnC49qmf6kg/n3xWcd6pNHJ4+PjIB+Yp3G2FOonvd8DAQpG7Kckaby0Wogbh/OtZhaEDOxO5DRT/u5RtAPgJWrCgSY9nTZSlRP/s9/6o4FgPZW4NKmTJoZQ5tWYv40CrilDf1THi2YHMOQPld7rAE1f5ofGBtNVwuH3mDaKrsyJ5D4QbYi3pt+oX+CsGpmTl6e1a5cDVzdtqwFV33pF/AL0B2u/DdwhU+6D7mt4rvd4BCAvGk/Kptcl4vxzqqaxlrgQww7RTws1Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; Received: from DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) by SJ0PR11MB5213.namprd11.prod.outlook.com (2603:10b6:a03:2da::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.48; Wed, 2 Apr 2025 14:12:00 +0000 Received: from DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39]) by DM4PR11MB5373.namprd11.prod.outlook.com ([fe80::927a:9c08:26f7:5b39%4]) with mapi id 15.20.8583.041; Wed, 2 Apr 2025 14:12:00 +0000 From: =?utf-8?q?Micha=C5=82_Winiarski?= To: , , , , "Bjorn Helgaas" , =?utf-8?q?Christian_K=C3=B6nig?= , =?utf-8?q?Krzy?= =?utf-8?q?sztof_Wilczy=C5=84ski?= , =?utf-8?q?Ilpo_J=C3=A4rvi?= =?utf-8?q?nen?= CC: Rodrigo Vivi , Michal Wajdeczko , Lucas De Marchi , =?utf-8?q?Thomas_Hellstr=C3=B6m?= , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Matt Roper , =?utf-8?q?Micha=C5=82_Winiarski?= Subject: [PATCH v7 5/6] PCI: Allow drivers to control VF BAR size Date: Wed, 2 Apr 2025 16:11:21 +0200 Message-ID: <20250402141122.2818478-6-michal.winiarski@intel.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250402141122.2818478-1-michal.winiarski@intel.com> References: <20250402141122.2818478-1-michal.winiarski@intel.com> X-ClientProxiedBy: VE1PR03CA0037.eurprd03.prod.outlook.com (2603:10a6:803:118::26) To DM4PR11MB5373.namprd11.prod.outlook.com (2603:10b6:5:394::7) Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM4PR11MB5373:EE_|SJ0PR11MB5213:EE_ X-MS-Office365-Filtering-Correlation-Id: 7f8268e3-4db7-4b21-7bb2-08dd71f055e3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|1800799024|366016|376014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?FMUCf4OzAPOkT+yZU4tK6hF7zZhi3C3?= =?utf-8?q?vJtQdFQ3ABWqxE6uaPTtB0PWTl4GuRVRHy6Vs6cmXgIrwUldlDeT3dlKdCjVLk1A4?= =?utf-8?q?4C3U/TCdNQ5g3R007AUfjmNEr+/1f5Tf7mie2zvihkVBBM6l5YBuUc5GliT6Cu+Lm?= =?utf-8?q?E0miar0KBBIDZRLccgogr8eYekQi7X7xbDRev4Zvb/m+whIIFvD2ELset8so3jOGS?= =?utf-8?q?GGqrDGsRGkTgSkx2WsNB7jDJb5A2qkUmDQMk/DkqA5CxpL+gmBh3l3aHVJCYn7HgL?= =?utf-8?q?guGDHkUaJkgp0EuwJGEUxZYQaD1V12M/B/jEHWUgbLbBEN/y8k17YxPISVs50eSq6?= =?utf-8?q?cAoCfxZDPBqgWupg7xZiQEV7uh/jGRPuRjOJLVKPwyBkYo6D+GWlCuc+RdA4yF+7q?= =?utf-8?q?p9SX3LsIV0KDRC5TmNNBXyJukpInNbGsOczFy7/CWiQFhpr3o4nQorGTv7mJDGFbA?= =?utf-8?q?zXyG88n+Hiyk5KPSEN0WVSGEp0sfRowMCmjGI8Z9mc0ZVB2q+5QLiC4lcOOonLqCz?= =?utf-8?q?Ebtn9Jx+ZqeHVWZpJbZo0uC7NqlNReCITq4r/0fw6MOr+je92mF7rINFJMF8wfWOO?= =?utf-8?q?EtoZrgClcu7BDIf8iT62B5wtC4YB4B895QkYuaeX+/Bdp5JjMFLqIypD27TsEXiHK?= =?utf-8?q?Igqz8LIii2bIn3hT3oP/zavK9DTHkX+3NTDCbu7H50EB/E+oBzxYaeAVbKCXT0Jmt?= =?utf-8?q?JFw8ch42M2QFFS9tz8pkINvRiRhxLqIsU3x4Svb3nA2D4m8tK780KnYPOpZA9xtYb?= =?utf-8?q?Jm2ye5IkpiW9rMQH9EPjWDvYw6O5jEmYcEhSlOolelHADYoIDRmt1zyxMsJGtH0Qt?= =?utf-8?q?NNR8mMQdAOnQTx0wQDutZl4O+G8RDwkLHyL1QeTg0OE5hilh+af1LiXOfShLUc1Wd?= =?utf-8?q?pKGQwYLb3jBh6pyU0EwIRI3lhD1/nZRx6o7ab7/VpiGEKCAYpJlTktvSfrsqP2LW/?= =?utf-8?q?qaXf23BA2xEm5Lm/DfdXXPS/YF08eTa1HCuG1oNBVKMwbwrE5p1EsigyI78jzTf7V?= =?utf-8?q?KcYvZRhsgvO1vznn0tWWuhczc3orYslm6TyGy95fSLX/g7nQrOfH89qGtscrmdruE?= =?utf-8?q?SerWbrPagTXCaSBFjBvuPiovNzsDJTEq7v4F50BmHl8MUM+mLCsGWfBRauyNp2sAE?= =?utf-8?q?SK5MNkUx4EyGV3bgraukm5uiYTwsR97+9f0nEG9ktNmVTpAJJJvcGaaBs2zzpLHXJ?= =?utf-8?q?NXrcBNYF/iQuuAUR7axO/sSpjNnkVJgQUvSDu8E21KXUEa59h5T+i0i57YZp0hM7p?= =?utf-8?q?lD0/UT1fEcyExjt3A80MtmZj9qGxYUJ5ax+wJwTA2fATXUr9UJ9jRz94YziJRCmDE?= =?utf-8?q?HL7iK/siCR8C?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM4PR11MB5373.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(7416014)(1800799024)(366016)(376014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?WafIuOFdKx6Lb0cxL9RWbmUzkWJp?= =?utf-8?q?BaJAZ5IKpJwSKX5yXsxSLT55bM5awPgiLI6r1IPHaJkyuW2UOIE7shyrLIb2uhY0R?= =?utf-8?q?6avAYANMReq5R9Xcor16HKqmQqPhFpCeOLc2nRQD+UJNnqcv7q9v/8dmk9bawF0sl?= =?utf-8?q?nOWPRb8HUmtBwhLLPKi90noN4XVYlsWpt6v7iHYmZFh3rL+9TmhqlwDTPafwsRjpB?= =?utf-8?q?oq+XARx0WmNhWy6svsFoTgZ2dSAByKYQgvRSifp5DW+aj+n3lECw71qih6WpFqcb9?= =?utf-8?q?hJSArUzQ4BSBZch4jvEnbEIIJDvsce542khoVYKtOBJ6G0BNWQJaoV6SzEtx8g/Fc?= =?utf-8?q?HxEqICgoV8KjgXa7s9f6DGcSPTGo+uUlc1NH9Qe+WNDbJVtfxe5S1XatfW6karEyP?= =?utf-8?q?cyUmRPCKPxyImPNezSDcIj+DF0VYi8ovqs0m1IhDeerv9Vwk+o6v0Slc3viUCQCBD?= =?utf-8?q?Xmx6/4rAAWSfxyg9ldH1wcZxXpFUqNaV3cwsChJOLkrt87ZPr9zWiLEto3ZhIKIri?= =?utf-8?q?RohGz54073pJfHmgQIeLw9qWoxABufA260E3v5ERDP8EU4nGGoaSPEwQD7d+6OPH1?= =?utf-8?q?oIF2YPVU/6TgEO279ZUVin8yhRKEaSZZmVRxy8Txnr9TZg7OOJGH9JblQa+aYait2?= =?utf-8?q?tG0iq1xX9ljElWLwhulhbP3dn4fSVuI0hRb2FWC07hE6WEwX2RyaxuEbDoi/t0Cwk?= =?utf-8?q?+edpO1652Uh8hdwwk24D0HP75QFrX5PnRpUGjR6SvULM7nWEgiPZnaNrfX2SfytYY?= =?utf-8?q?gEnN9Fq/t8okgfVtco5PsPeYHwNz6xAXVrbmRiS9jHjelN32gGJBJV1a7P0QDJg96?= =?utf-8?q?XcpgQVsLprj1mgQQ75EOLrn1Rf/ZhH5bsSBGtz2iz2nEHApURrNp4K+zPMHzuJyEZ?= =?utf-8?q?n7GnSbrltIxcWETYRfCXJ9MtSF1Bmz3PDi60MwT2MzF6jSy3zOxNzS7JvaHrRJVyX?= =?utf-8?q?DlppWYvx1PZVJrC9Qrp3TOcBzAa+v7hBHs9o4auCE7Rjrfm5nmRCAX0tx657OB+jw?= =?utf-8?q?7n3zgMrVh48lUOcpMjfo+ZbgtNuVxKABR9Lr5W9QLHN4nf3urfMzr6r7n21kZ6hQy?= =?utf-8?q?9QTWWOGp6/zxCenzsYTZSartmTE8G8vpD3APpRppvJpALnSJbGNNH3CoWQIaosK1A?= =?utf-8?q?jRuO4aoNa1A9kqiaCGWDbenbuazmSpu/vnnT1PuzMmCnNIFDNiszdt88F4Z0ADOKX?= =?utf-8?q?gzQc9Fb7LpmJ/VFEaimxyo4VeBm59cap+Dpq19WJ21C8veKvq/6HXta2Q0nU3dnyV?= =?utf-8?q?K3f5vcX7xWH8Wk8UYK2UJa0zZvD+OghLUAEBCOd4nzoidmWX+iXK5TOuQ+XzOdnom?= =?utf-8?q?KwArF5ciWeJGIivpuiEwWZQqcgIbQekr0LszTIrlp1R2V7GuYybpxDPtD/qIfOlXr?= =?utf-8?q?lfn6tz20FV0Y2AetpfzwrWAmsnqwxgo0y1895zW+9xNAU6NQolE4jnSsFSWB1mC5N?= =?utf-8?q?7WSIYf4kTsOjigilLuGC6GFk44ci1Zn2lbnmIuihHW/KGJTSeWHZ20E+bdieieRIq?= =?utf-8?q?Js/oT3R4LVakPkpYtjQ/gCob0zAQ56ZUCQ=3D=3D?= X-MS-Exchange-CrossTenant-Network-Message-Id: 7f8268e3-4db7-4b21-7bb2-08dd71f055e3 X-MS-Exchange-CrossTenant-AuthSource: DM4PR11MB5373.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2025 14:12:00.5265 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: f9fo8/jBpcUhcVs+mxdYoELDOZ2mXkCRBWtCCTzRsCeLNKNx7geWzKY4evcxjOgqOA5TAdcRjdRbqpXdM2UaR0BP2u6uODgWf99pLWbAhWU= X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR11MB5213 X-OriginatorOrg: intel.com Drivers could leverage the fact that the VF BAR MMIO reservation is created for total number of VFs supported by the device by resizing the BAR to larger size when smaller number of VFs is enabled. Add a pci_iov_vf_bar_set_size() function to control the size and a pci_iov_vf_bar_get_sizes() helper to get the VF BAR sizes that will allow up to num_vfs to be successfully enabled with the current underlying reservation size. Signed-off-by: Michał Winiarski --- drivers/pci/iov.c | 69 +++++++++++++++++++++++++++++++++++++++++++++ include/linux/pci.h | 6 ++++ 2 files changed, 75 insertions(+) diff --git a/drivers/pci/iov.c b/drivers/pci/iov.c index 2fafbd6a998f0..8a62049b56b41 100644 --- a/drivers/pci/iov.c +++ b/drivers/pci/iov.c @@ -1313,3 +1313,72 @@ int pci_sriov_configure_simple(struct pci_dev *dev, int nr_virtfn) return nr_virtfn; } EXPORT_SYMBOL_GPL(pci_sriov_configure_simple); + +/** + * pci_iov_vf_bar_set_size - set a new size for a VF BAR + * @dev: the PCI device + * @resno: the resource number + * @size: new size as defined in the spec (0=1MB, 31=128TB) + * + * Set the new size of a VF BAR that supports VF resizable BAR capability. + * Unlike pci_resize_resource(), this does not cause the resource that + * reserves the MMIO space (originally up to total_VFs) to be resized, which + * means that following calls to pci_enable_sriov() can fail if the resources + * no longer fit. + * + * Return: 0 on success, or negative on failure. + */ +int pci_iov_vf_bar_set_size(struct pci_dev *dev, int resno, int size) +{ + int ret; + u32 sizes; + + if (!pci_resource_is_iov(resno)) + return -EINVAL; + + if (pci_iov_is_memory_decoding_enabled(dev)) + return -EBUSY; + + sizes = pci_rebar_get_possible_sizes(dev, resno); + if (!sizes) + return -ENOTSUPP; + + if (!(sizes & BIT(size))) + return -EINVAL; + + ret = pci_rebar_set_size(dev, resno, size); + if (ret) + return ret; + + pci_iov_resource_set_size(dev, resno, pci_rebar_size_to_bytes(size)); + + return 0; +} +EXPORT_SYMBOL_GPL(pci_iov_vf_bar_set_size); + +/** + * pci_iov_vf_bar_get_sizes - get VF BAR sizes allowing to create up to num_vfs + * @dev: the PCI device + * @resno: the resource number + * @num_vfs: number of VFs + * + * Get the sizes of a VF resizable BAR that can accommodate @num_vfs within + * the currently assigned size of the resource @resno. + * + * Return: A bitmask of sizes in format defined in the spec (bit 0=1MB, + * bit 31=128TB). + */ +u32 pci_iov_vf_bar_get_sizes(struct pci_dev *dev, int resno, int num_vfs) +{ + resource_size_t vf_len = pci_resource_len(dev, resno); + u32 sizes; + + if (!num_vfs) + return 0; + + do_div(vf_len, num_vfs); + sizes = (roundup_pow_of_two(vf_len + 1) - 1) >> ilog2(SZ_1M); + + return sizes & pci_rebar_get_possible_sizes(dev, resno); +} +EXPORT_SYMBOL_GPL(pci_iov_vf_bar_get_sizes); diff --git a/include/linux/pci.h b/include/linux/pci.h index 0e8e3fd77e967..c8708f3749757 100644 --- a/include/linux/pci.h +++ b/include/linux/pci.h @@ -2389,6 +2389,8 @@ int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs); int pci_sriov_get_totalvfs(struct pci_dev *dev); int pci_sriov_configure_simple(struct pci_dev *dev, int nr_virtfn); resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno); +int pci_iov_vf_bar_set_size(struct pci_dev *dev, int resno, int size); +u32 pci_iov_vf_bar_get_sizes(struct pci_dev *dev, int resno, int num_vfs); void pci_vf_drivers_autoprobe(struct pci_dev *dev, bool probe); /* Arch may override these (weak) */ @@ -2441,6 +2443,10 @@ static inline int pci_sriov_get_totalvfs(struct pci_dev *dev) #define pci_sriov_configure_simple NULL static inline resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno) { return 0; } +static inline int pci_iov_vf_bar_set_size(struct pci_dev *dev, int resno, int size) +{ return -ENODEV; } +static inline u32 pci_iov_vf_bar_get_sizes(struct pci_dev *dev, int resno, int num_vfs) +{ return 0; } static inline void pci_vf_drivers_autoprobe(struct pci_dev *dev, bool probe) { } #endif