From patchwork Fri Feb 7 09:42:44 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikandan Karunakaran Pillai X-Patchwork-Id: 13964696 X-Patchwork-Delegate: kw@linux.com Received: from mx0a-0014ca01.pphosted.com (mx0b-0014ca01.pphosted.com [208.86.201.193]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3AF6E1A2381; Fri, 7 Feb 2025 09:42:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=208.86.201.193 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738921379; cv=fail; b=WoZEydTIdcszj1gHc5z/U2A6izziYQe6gJ/ouriXqBSSXtsqFla/WxhwlOn5kqGbTnCacCvnrwZGj4flVqc7lEVzHCGQs0BajK0cEB3WYey70nfCcmXnAZZrVJAgGLQQNlBciWU2BPZTAcntotAMF1kBTmU+PcnmCn3MLqVN40c= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738921379; c=relaxed/simple; bh=W5K6GYoHK29R+0ba/u3eIsRSriHAkam02kshjtsRiyo=; h=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=DdydN1jcQDDT25TbFMXzrnrDhG6OxNT7Nt6Gdt4fagVVqIAGoW4nCd8sVvd2sozbsL87nCMWBR7z60f06Hntp/HD8sU/aiZpUYpMfjlue4xrbITv15P7prUv08fWhnYEes/IF3sPjsQLt/DAVmN+RbLsWW1INCgqx9lkyWwD6uM= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=cadence.com; spf=pass smtp.mailfrom=cadence.com; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b=cZMineVw; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b=P92VnMn0; arc=fail smtp.client-ip=208.86.201.193 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=cadence.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cadence.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b="cZMineVw"; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b="P92VnMn0" Received: from pps.filterd (m0042333.ppops.net [127.0.0.1]) by mx0b-0014ca01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5177R2bA026937; Fri, 7 Feb 2025 01:42:47 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=proofpoint; bh=RctRab4QuOAKG4YasdaNrGuLp3zXdqyE8dgKVru/MTE=; b=cZMineVwQnmC qES79/hGlGG1E2Phc+Ncuq2XWjpNM2Exjl/UiUvwf49MIS6plWn4soGiAkZ4LW2z gsxt8bsaCNoYEhxqOlX0Sk3YE3EukXIBsZvs1ihxrIA5OQdWtARcwtFlTsbIo2aY tY03gSasEHYfm6eGr4eU0y+iFzsYUK3Qd3mx3OPLA8aD+s0sjvF5EgBnCV+AP5Kl AOQFv0S8Wn92Yvj2wFQcRcAZ0g5eHUvEI53WNSEDIl3v67cS5gCiMmWo7sN8NgAC Ie2jukANWqpJtFMvLKGbAKu8aSVYwSNasK8BWIPg0tLqI1ycPNMiFABc++PtOT6C wjvA0Pisxw== Received: from ch5pr02cu005.outbound.protection.outlook.com (mail-northcentralusazlp17012052.outbound.protection.outlook.com [40.93.20.52]) by mx0b-0014ca01.pphosted.com (PPS) with ESMTPS id 44ndt0rm85-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 07 Feb 2025 01:42:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=tZOVIYbW4kgmsGZZ3st0d7ED/jktn4d2ibNE8J+Timv/ah74mBLi3t8Ck0XONiedWbWJ2e50HflkBH6wrhVj4QPegcG2wckOp5ENXhiB1SlsSgEKKErbLEfgNVbQVsGaLqsHJ20h2Kf4opVluPufGWJvgqPu2VB6+pRrPLIqaUtuDMNEgIB0dy1Yb3Kti4ad0xhaqoYNQ8jIyd5ZHzghy0UFuqZM0O9nogViFczTwVSKkMUFPi4d51SfJX5yYGoIYvgsOCg96LHDYQZkCVzPpzh1juHflUordXiCCfTrV6IHRQp6S/o4ivJU8cN+XHl6tg/nABtg++zR1efD6wo3Yw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RctRab4QuOAKG4YasdaNrGuLp3zXdqyE8dgKVru/MTE=; b=PQYufRPJtEiFpzNaL1wFb6GeMiljDOkYmzF//oMpUC4Ls1UH7TWsYHu39Nj0F18C17h2qoU/NBYaDj5oR86aA7/DtzcVx59ECaQoT3waDpjgE+BFoRvselP59Jvkkh8VjOSmmzA45t8PwDphhaNi4phVw4ihG/18PnY16qohsUskeR3YfP1HmsPusjLvhXHzJgcfwBzdnzHp/JDWaPOCeTzll9639W5cAZjJ9aY5zua7Cl/0nJR3mu3v1OGQnm11aS4pSwl8pghbvrhQZoDjssOAKx2xYG8Zj2xnBIiet7V8HuOZSnd/QlPtnP2aEss50/6JdrUf26hiF78SXgjqWw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=cadence.com; dmarc=pass action=none header.from=cadence.com; dkim=pass header.d=cadence.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RctRab4QuOAKG4YasdaNrGuLp3zXdqyE8dgKVru/MTE=; b=P92VnMn0T4WsSeBGZYKoi2+MHnxxW0BcuzGheJwiMhmlbsNeOsjFP6VMSWQ4GninclqZU1klJHTRtNwDXQq3aDW3Q4SltUir5IvOTfoVnuC+DKM/MrJz2ZWJ39yNoaX8BFBc1VYa3F09KuBTIUWMGxqUfcOJCawkAmFz0Ua4Eow= Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com (2603:10b6:61f:fc00::278) by BL3PR07MB8817.namprd07.prod.outlook.com (2603:10b6:208:350::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8422.14; Fri, 7 Feb 2025 09:42:44 +0000 Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::d517:a32:d647:386c]) by CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::d517:a32:d647:386c%7]) with mapi id 15.20.8422.012; Fri, 7 Feb 2025 09:42:44 +0000 From: Manikandan Karunakaran Pillai To: "lpieralisi@kernel.org" , "manivannan.sadhasivam@linaro.org" , "bhelgaas@google.com" , "kw@linux.com" , "robh@kernel.org" CC: "manivannan.sadhasivam@linaro.org" , "linux-kernel@vger.kernel.org" , "linux-pci@vger.kernel.org" Subject: [RFC 3/3] PCI: cadence: Add callback functions for Root Port and EP HPA controllers Thread-Topic: [RFC 3/3] PCI: cadence: Add callback functions for Root Port and EP HPA controllers Thread-Index: AQHbeUJ70j53gmI0/UCefC+2kcf0nrM7loqA Date: Fri, 7 Feb 2025 09:42:44 +0000 Message-ID: References: <20250207092645.3140461-1-mpillai@cadence.com> <20250207092645.3140461-4-mpillai@cadence.com> In-Reply-To: <20250207092645.3140461-4-mpillai@cadence.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-dg-ref: PG1ldGE+PGF0IGFpPSIwIiBubT0iYm9keS50eHQiIHA9ImM6XHVzZXJzXG1waWxsYWlcYXBwZGF0YVxyb2FtaW5nXDA5ZDg0OWI2LTMyZDMtNGE0MC04NWVlLTZiODRiYTI5ZTM1Ylxtc2dzXG1zZy1kZWQ4YzBmMC1lNTM3LTExZWYtYTM2OC1jNDQ3NGVkNmNlZTVcYW1lLXRlc3RcZGVkOGMwZjItZTUzNy0xMWVmLWEzNjgtYzQ0NzRlZDZjZWU1Ym9keS50eHQiIHN6PSI0NjM3MiIgdD0iMTMzODMzOTQ5NjA2NTI0MTQ3IiBoPSJNNE5QN01rVzVicWlqcnNNS2lqYW45ZUFGaW89IiBpZD0iIiBibD0iMCIgYm89IjEiIGNpPSJjQUFBQUVSSFUxUlNSVUZOQ2dVQUFHQUlBQUR6TkMraFJIbmJBV1NoRUJaU1QzS0haS0VRRmxKUGNvY0tBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBSEFBQUFBc0JnQUFuQVlBQU1RQkFBQUFBQUFBQUFBQUFBRUFBUUFCQUFBQWhGVjh5UUFBQUFBQUFBQUFBQUFBQUo0QUFBQmpBR0VBWkFCbEFHNEFZd0JsQUY4QVl3QnZBRzRBWmdCcEFHUUFaUUJ1QUhRQWFRQmhBR3dBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUFuZ0FBQUdNQVpBQnVBRjhBZGdCb0FHUUFiQUJmQUdzQVpRQjVBSGNBYndCeUFHUUFjd0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBUUFBQUFBQUFBQUNBQUFBQUFDZUFBQUFZd0J2QUc0QWRBQmxBRzRBZEFCZkFHMEFZUUIwQUdNQWFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQURGQUFBQUFBQUFBQUFBQUFBQkFBQUFBQUFBQUFJQUFBQUFBSjRBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFZUUJ6QUcwQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-refone: QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCakFIQUFjQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FBQUFBQUNlQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR01BY3dBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFKNEFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QVpnQnZBSElBZEFCeUFHRUFiZ0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUFBQUFBQUFBQUFnQUFBQUFBbmdBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JxQUdFQWRnQmhBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVFBQUFBQUFBQUFDQUFBQUFBQ2VBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFIQUFlUUIwQUdnQWJ3QnVBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-reftwo: QUFBQUFBQUFBQUFBQUFBQUFBQUJBQUFBQUFBQUFBSUFBQUFBQUo0QUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBY2dCMUFHSUFlUUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUF4QUVBQUFBQUFBQUlBQUFBQUFBQUFBZ0FBQUFBQUFBQUNBQUFBQUFBQUFDa0FRQUFDZ0FBQURJQUFBQUFBQUFBWXdCaEFHUUFaUUJ1QUdNQVpRQmZBR01BYndCdUFHWUFhUUJrQUdVQWJnQjBBR2tBWVFCc0FBQUFMQUFBQUFBQUFBQmpBR1FBYmdCZkFIWUFhQUJrQUd3QVh3QnJBR1VBZVFCM0FHOEFjZ0JrQUhNQUFBQWtBQUFBeFFBQUFHTUFid0J1QUhRQVpRQnVBSFFBWHdCdEFHRUFkQUJqQUdnQUFBQW1BQUFBQUFBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JoQUhNQWJRQUFBQ1lBQUFBQUFBQUFjd0J2QUhVQWNnQmpBR1VBWXdCdkFHUUFaUUJmQUdNQWNBQndBQUFBSkFBQUFBQUFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QVl3QnpBQUFBTGdBQUFBQUFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QVpnQnZBSElBZEFCeUFHRUFiZ0FBQUNnQUFBQUFBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFHb0FZUUIyQUdFQUFBQXNBQUFBQUFBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0J3QUhrQWRBQm9BRzhBYmdBQUFDZ0FBQUFBQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBSElBZFFCaUFIa0FBQUE9Ii8+PC9tZXRhPg== x-dg-rorf: true x-ms-publictraffictype: Email x-ms-traffictypediagnostic: CH2PPF4D26F8E1C:EE_|BL3PR07MB8817:EE_ x-ms-office365-filtering-correlation-id: 249d007e-200b-49a2-13a5-08dd475bc60d x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|376014|366016|1800799024|38070700018; x-microsoft-antispam-message-info: GKDK8GMCvAanZAWQS9fEIfhQDTBGXvm/w2riEE5oo4w8kYuLnSVWt9HnMLahVVjg77v40xf65GHo+vDNxDQH9KRwG1c5y1idiuOqtf3oSZz4eKktwdON+mKAtQ6GTbkXoPbeGzG7JMYKug4n9zOo98HM3dX7yfYp2tC9KNQWRgFxTCLSkhscpvx7Koda0VKktNb6KVOv+uKTBqXizHqg/P6yDsQHvi8t8Y9IIQsMAJhxE6y3q1sM+glwxmlBf2rcsthZiK4uRdrdGCvAVuiLVfX1nrdzf79uQ5Ps5bgbCI7kXNfvEFlqGYoX5mz6JnETA3NhiiWrEvTEgD2EKfCRkfmCoPbVcmTZR8bBVqELT/YdnSNCaEsFENe5kHaNUlNi3aWjMZtYwZY3PmA3u7m+L9PsfOqzS6vXkOy40AvEHP6zHBRZoynZ4nDtchUkGNlyUKUMP5D6ZajZtCmJHkwkCasX5kgnAq+MvL6o8RyF0UlEQQuet533cJIbIl2R+5SV3ksjCLWHsD5aJlkQm1fer9yAXKWKEq31qd+qNY0Lw5NO/mGzCc9PvzJvPex6DFmR/N4vl+Wcb6gCKmZft+WgMIv7jYnt/zqf3EPGpf000w6AMB6NjAaFv/YavUzL3T9Ox81wFjzRCPExL+k0FmGDfYyJoNYiTSsqpdu1WRVrEfH2Y+mhsAG26nfJjZN5UvgsXec6H9BfMiAmna6mmEvICYnqcmcFGS6XjXvhSyDJ6RwT4vb2dJzy4Dugu0lH/RNwhqbD2mcg8r16VJCGmzBmMBF7cHhmPHjva27flUOnNYGUdXXtfb0/zZrBuaRYHlVBPV7V7i+0FUjy+ZniDFAbJfNV2ZjPl7vwiAtljUgDRy2N/mw3lUVsge/v6PG9Y4e6CLqDcoXeIkiQryZoKBkxDFCaZLbQt6DSWtWUrKi7+PYQhgkVg7xqfGV5somkW+uUvV4w52gxovOdUvKT0I934xa9gpXzUueGLP5WwnXxqCGW6OUQqlYiG00hZoAZyf8iQ2CwmhsgnaMl63ni3aqhQL0WU3q9PVA1wftmYHpmXngjvRQrJ/YTR9k+WdNSkTzk4larJb1LOc4trjOAjPBDf0pmDqlS7LD/NERS6jjfaNaH+Mqp3qcH1j7Y7cYzMzik/DPi4ZdklsCv2P45QCz8ErGMfqD4rUc8d5opLc7q2k+GVKZ8jjEC8jiJ+XnjrKtzZ8cZ8Ycx4HsSJxygzgeHSvTjzcc4sp7mNgjkdpZhkZDI+Qo3QwALP9SSGhuIfcIz9G2KValw21zBlbNZf1DBNJ6CnTUMymjg+QWnVv6y59B4O+Iah40HFZyBSWBXKpCP8Fsd/tVnPVTBTkhJ1eRe2IGdeXRAPy9lRwSoDsXRFeCf5T14KCuqhwnYvXKb3JJJrHcq6/pNddh/17HvALTt9yqH580dthKtxHYV6HcFACNkSDc21+64R96iw7HWsH+F x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CH2PPF4D26F8E1C.namprd07.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(38070700018);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: nVWZV+e5nlXukNMV9I9E3d9hYrntwppEEaIoQoiSWSBIv4HeqPbpMODSjS3KWoJEpQBYpJONAidz1xoKoshZTcX0No7BW/BQDvjx6hUrueNfX69dBWVZe1CsPrMeBGJKCs9m66clfkalbSRs0fbMtaPAbc3UsysjjurJiYlgCv+HUJPkMo6m4snVxJgJZ5YWDLblUAX1nphNqNDsbQAiC2aSJ3xFONnqEGUVZCeMeQcpVZV7GtGz/SNcamy7QjwWXT7NWbF6p4zV8ykoOi7w1aRyVAJfyeiKzr1502onqYbS2Ai+uVjvpb/wTuu1/1la/HFrDHYAokrrr02sQ+PiNiMBqfw086wit1KsXj60OClJu8qlCLWR750q52wOVAPkFfl4vzjn+rB/tMQOK/w8G42HQ0AaD93HJ0ZS/j2FR5iGWpsjt2I2pEKkSYI6aB7GWg9MTPed3bxbGwA3C/pasIl4P3oSB+kP0cQybZhdd30pKqqfcNrpiTKCxejuLU01ilw4Hh2B0suuDTB6cMwd9plDqDzaeAhJKD60pa2xeiuHJmQ/uALGrn3gCbySMIuQ/6v2lpBVCsLRWPyzQ2g2M3kiaXMLxC7sOFo4qNEZexEwioQTgX35EnUvq6HYGJJO5pLUN25PZkn+tXGd+bYnOjlv00B5pShWVn9fQZMJ5NNOpOqA2UKGRV3Oek1GDgZGnqArCZSsGv6gQ9NAx0vEuqN47mIMzydgrENoaNujs/lwzFsQuaYWsG743RVTSAbjhCV7a1BcmrfJOB/GF7j+cMYgg9wFRSlBZouS+e+Njmd33PNx/CBcUHuS0rS/B9+mFMvm+FrcYdl5ryKPR/RdLfBhJy7/V9SgV6m6l/gFojGe4Ue0xCL4VAoGQcV6thsLGoNBRZ/9gGZ96uf3rjUGuYBwE6YAxGccddZ/cEp4HuaasgkeBNem09zRVcn20vTGZ2KwLIurwWxGRr7aWLyS/z18IU5mcXWnge87bkiF4B7dbXGkmZfv+TG9VCpzWLFMjgOWWPVXxcA9tZ9LvRYqsDYdywCIqC7IbBp2QIz3wFInLihsCkP28R6CZcPXobjiGHhNpevYIhEqWvTacY4Xeoo7kUA2tzxXkOGyTG4a7BKSbZQ0FlHsvbnqBJNkHvZm2uBPtCPoJ/qqG8BEbOR5+6GkYu7/iQPYeGXRmFF4023jdcIO0GBZniM5PWr1SioyT5r6QLHHyqZUBvXWchPXx14ZcgnkGMx7WIOetbQpKKqDHYw+naCXvA2/VMcmz9zim0TYY9n5/8CDL9eak8HvdnDAZApiiLj4Wv1LQle/k+Rd+DF494hZDZpaN6txvw30lWL1d0LZJqaUfucbaCNZ2t23AshYfQURLA+QLJlGLOj+IZWIIWToDV3x7rRdLtj9IUQ6ikbe2ECwzLxRnnX28yZqkNjFx6icvEkwQzn216sqZHNeXUPvFir3Qx1crm1hHwVyHf4idsxut4nQ3CJIJ2cqxql0xvT+IvQxMkIfskcrqp/E3GdchUEvllQvjqVcyx7l20aiVitlEiep4d4ooW51tIVajQoSG/t2mREosf3o9bObfzDiKc7r79qwT4LQ Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: CH2PPF4D26F8E1C.namprd07.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 249d007e-200b-49a2-13a5-08dd475bc60d X-MS-Exchange-CrossTenant-originalarrivaltime: 07 Feb 2025 09:42:44.6514 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: FI/ba19QNLPpwm7uMe2W+oTo7wgDAQsBJGtoQVyTPOmEhVkqwp3irflRLRm/+xa5471r5LnkZxL1nTmDj+4bSJ0AJAlZ5S2x/W3nnpSGALI= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL3PR07MB8817 X-Proofpoint-ORIG-GUID: nTRewmxuPoL4OjXYwKZOVLPQsN2G_1FN X-Authority-Analysis: v=2.4 cv=ZJ0tmW7b c=1 sm=1 tr=0 ts=67a5d596 cx=c_pps a=UnxCF3xIguukyKwtQsEHPg==:117 a=wKuvFiaSGQ0qltdbU6+NXLB8nM8=:19 a=Ol13hO9ccFRV9qXi2t6ftBPywas=:19 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=T2h4t0Lz3GQA:10 a=aBq_wrnhfgAA:10 a=Zpq2whiEiuAA:10 a=Br2UW1UjAAAA:8 a=Eoq2wZs9ZSUw5P7FtuoA:9 a=CjuIK1q_8ugA:10 a=WmXOPjafLNExVIMTj843:22 X-Proofpoint-GUID: nTRewmxuPoL4OjXYwKZOVLPQsN2G_1FN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-07_04,2025-02-07_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 adultscore=0 phishscore=0 mlxlogscore=999 priorityscore=1501 lowpriorityscore=0 impostorscore=0 mlxscore=0 suspectscore=0 bulkscore=0 malwarescore=0 spamscore=0 clxscore=1015 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2501170000 definitions=main-2502070074 Add support for the second generation PCIe controller by adding the required callback function. Update the common functions for endpoint and Root port modes. Invoke the ops platform functions registered during initialization for the relevant PCIe controller architecture for EP or RP mode. Signed-off-by: Manikandan K Pillai --- .../pci/controller/cadence/pcie-cadence-ep.c | 16 +- .../controller/cadence/pcie-cadence-host.c | 237 +++++++++++++++++- .../controller/cadence/pcie-cadence-plat.c | 21 ++ drivers/pci/controller/cadence/pcie-cadence.c | 154 +++++++++++- 4 files changed, 406 insertions(+), 22 deletions(-) cdns_pcie_writel(pcie, CDNS_PCIE_AT_OB_REGION_CPU_ADDR1(r), 0); } +void cdns_pcie_hpa_detect_quiet_min_delay_set(struct cdns_pcie *pcie) { + u32 delay = 0x3; + u32 ltssm_control_cap; + + /* + * Set the LTSSM Detect Quiet state min. delay to 2ms. + */ + ltssm_control_cap = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_PHY_LAYER_CFG0); + ltssm_control_cap = ((ltssm_control_cap & + ~CDNS_PCIE_HPA_DETECT_QUIET_MIN_DELAY_MASK) | + CDNS_PCIE_HPA_DETECT_QUIET_MIN_DELAY(delay)); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_PHY_LAYER_CFG0, +ltssm_control_cap); } + +void cdns_pcie_hpa_set_outbound_region(struct cdns_pcie *pcie, u8 busnr, u8 fn, + u32 r, bool is_io, + u64 cpu_addr, u64 pci_addr, size_t size) { + /* + * roundup_pow_of_two() returns an unsigned long, which is not suited + * for 64bit values. + */ + u64 sz = 1ULL << fls64(size - 1); + int nbits = ilog2(sz); + u32 addr0, addr1, desc0, desc1, ctrl0; + + if (nbits < 8) + nbits = 8; + + /* + * Set the PCI address + */ + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_NBITS(nbits) | + (lower_32_bits(pci_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(pci_addr); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(r), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(r), +addr1); + + /* + * Set the PCIe header descriptor + */ + if (is_io) + desc0 = CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_IO; + else + desc0 = CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MEM; + desc1 = 0; + + /* + * Whatever Bit [26] is set or not inside DESC0 register of the outbound + * PCIe descriptor, the PCI function number must be set into + * Bits [31:24] of DESC1 anyway. + * + * In Root Complex mode, the function number is always 0 but in Endpoint + * mode, the PCIe controller may support more than one function. This + * function number needs to be set properly into the outbound PCIe + * descriptor. + * + * Besides, setting Bit [26] is mandatory when in Root Complex mode: + * then the driver must provide the bus, resp. device, number in + * Bits [31:24] of DESC1, resp. Bits[23:16] of DESC0. Like the function + * number, the device number is always 0 in Root Complex mode. + * + * However when in Endpoint mode, we can clear Bit [26] of DESC0, hence + * the PCIe controller will use the captured values for the bus and + * device numbers. + */ + if (pcie->is_rc) { + /* The device and function numbers are always 0. */ + desc1 = CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS(busnr) | + CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(0); + ctrl0 = CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_BUS | + CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_DEV_FN; + } else { + /* + * Use captured values for bus and device numbers but still + * need to set the function number. + */ + desc1 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(fn); + } + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC0(r), desc0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(r), desc1); + + /* + * Set the CPU address + */ + if (pcie->ops->cpu_addr_fixup) + cpu_addr = pcie->ops->cpu_addr_fixup(pcie, cpu_addr); + + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS(nbits) | + (lower_32_bits(cpu_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(cpu_addr); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(r), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(r), addr1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CTRL0(r), ctrl0); } + +void cdns_pcie_hpa_set_outbound_region_for_normal_msg(struct cdns_pcie *pcie, + u8 busnr, u8 fn, + u32 r, u64 cpu_addr) +{ + u32 addr0, addr1, desc0, desc1, ctrl0; + + desc0 = CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_NORMAL_MSG; + desc1 = 0; + + /* + * See cdns_pcie_set_outbound_region() comments above. + */ + if (pcie->is_rc) { + desc1 = CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS(busnr) | + CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(0); + ctrl0 = CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_BUS | + CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_DEV_FN; + } else { + desc1 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(fn); + } + + /* + * Set the CPU address + */ + if (pcie->ops->cpu_addr_fixup) + cpu_addr = pcie->ops->cpu_addr_fixup(pcie, cpu_addr); + + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS(17) | + (lower_32_bits(cpu_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(cpu_addr); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC0(r), desc0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(r), desc1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(r), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(r), addr1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CTRL0(r), ctrl0); } + +void cdns_pcie_hpa_reset_outbound_region(struct cdns_pcie *pcie, u32 r) +{ + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(r), 0); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC0(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(r), 0); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(r), 0); } + void cdns_pcie_disable_phy(struct cdns_pcie *pcie) { int i = pcie->phy_count; -- 2.27.0 diff --git a/drivers/pci/controller/cadence/pcie-cadence-ep.c b/drivers/pci/controller/cadence/pcie-cadence-ep.c index c911963b6e06..31ba454ff542 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-ep.c +++ b/drivers/pci/controller/cadence/pcie-cadence-ep.c @@ -93,7 +93,7 @@ static int cdns_pcie_ep_set_bar(struct pci_epc *epc, u8 fn, u8 vfn, * for 64bit values. */ sz = 1ULL << fls64(sz - 1); - aperture = ilog2(sz) - 7; /* 128B -> 0, 256B -> 1, 512B -> 2, ... */ + aperture = ilog2(sz) - 7; if ((flags & PCI_BASE_ADDRESS_SPACE) == PCI_BASE_ADDRESS_SPACE_IO) { ctrl = CDNS_PCIE_LM_BAR_CFG_CTRL_IO_32BITS; @@ -192,7 +192,7 @@ static int cdns_pcie_ep_map_addr(struct pci_epc *epc, u8 fn, u8 vfn, } fn = cdns_pcie_get_fn_from_vfn(pcie, fn, vfn); - cdns_pcie_set_outbound_region(pcie, 0, fn, r, false, addr, pci_addr, size); + pcie->ops->cdns_pcie_set_outbound_region(pcie, 0, fn, r, false, addr, +pci_addr, size); set_bit(r, &ep->ob_region_map); ep->ob_addr[r] = addr; @@ -214,7 +214,7 @@ static void cdns_pcie_ep_unmap_addr(struct pci_epc *epc, u8 fn, u8 vfn, if (r == ep->max_regions - 1) return; - cdns_pcie_reset_outbound_region(pcie, r); + pcie->ops->cdns_pcie_reset_outbound_region(pcie, r); ep->ob_addr[r] = 0; clear_bit(r, &ep->ob_region_map); @@ -329,7 +329,7 @@ static void cdns_pcie_ep_assert_intx(struct cdns_pcie_ep *ep, u8 fn, u8 intx, if (unlikely(ep->irq_pci_addr != CDNS_PCIE_EP_IRQ_PCI_ADDR_LEGACY || ep->irq_pci_fn != fn)) { /* First region was reserved for IRQ writes. */ - cdns_pcie_set_outbound_region_for_normal_msg(pcie, 0, fn, 0, + pcie->ops->cdns_pcie_set_outbound_region_for_normal_msg(pcie, 0, fn, +0, ep->irq_phys_addr); ep->irq_pci_addr = CDNS_PCIE_EP_IRQ_PCI_ADDR_LEGACY; ep->irq_pci_fn = fn; @@ -412,7 +412,7 @@ static int cdns_pcie_ep_send_msi_irq(struct cdns_pcie_ep *ep, u8 fn, u8 vfn, if (unlikely(ep->irq_pci_addr != (pci_addr & ~pci_addr_mask) || ep->irq_pci_fn != fn)) { /* First region was reserved for IRQ writes. */ - cdns_pcie_set_outbound_region(pcie, 0, fn, 0, + pcie->ops->cdns_pcie_set_outbound_region(pcie, 0, fn, 0, false, ep->irq_phys_addr, pci_addr & ~pci_addr_mask, @@ -515,7 +515,7 @@ static int cdns_pcie_ep_send_msix_irq(struct cdns_pcie_ep *ep, u8 fn, u8 vfn, if (ep->irq_pci_addr != (msg_addr & ~pci_addr_mask) || ep->irq_pci_fn != fn) { /* First region was reserved for IRQ writes. */ - cdns_pcie_set_outbound_region(pcie, 0, fn, 0, + pcie->ops->cdns_pcie_set_outbound_region(pcie, 0, fn, 0, false, ep->irq_phys_addr, msg_addr & ~pci_addr_mask, @@ -633,7 +633,7 @@ static int cdns_pcie_hpa_ep_set_bar(struct pci_epc *epc, u8 fn, u8 vfn, /* * 128B -> 0, 256B -> 1, 512B -> 2, ... */ - aperture = ilog2(sz) - 7; /* 128B -> 0, 256B -> 1, 512B -> 2, ... */ + aperture = ilog2(sz) - 7; if ((flags & PCI_BASE_ADDRESS_SPACE) == PCI_BASE_ADDRESS_SPACE_IO) { ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_IO_32BITS; @@ -869,7 +869,7 @@ int cdns_pcie_ep_setup(struct cdns_pcie_ep *ep) set_bit(0, &ep->ob_region_map); if (ep->quirk_detect_quiet_flag) - cdns_pcie_detect_quiet_min_delay_set(&ep->pcie); + pcie->ops->cdns_pcie_detect_quiet_min_delay_set(&ep->pcie); spin_lock_init(&ep->lock); diff --git a/drivers/pci/controller/cadence/pcie-cadence-host.c b/drivers/pci/controller/cadence/pcie-cadence-host.c index 1e2df49e40c6..7acf401158e6 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-host.c +++ b/drivers/pci/controller/cadence/pcie-cadence-host.c @@ -73,12 +73,76 @@ void __iomem *cdns_pci_map_bus(struct pci_bus *bus, unsigned int devfn, return rc->cfg_base + (where & 0xfff); } +void __iomem *cdns_pci_hpa_map_bus(struct pci_bus *bus, unsigned int devfn, + int where) +{ + struct pci_host_bridge *bridge = pci_find_host_bridge(bus); + struct cdns_pcie_rc *rc = pci_host_bridge_priv(bridge); + struct cdns_pcie *pcie = &rc->pcie; + unsigned int busn = bus->number; + u32 addr0, desc0, desc1, ctrl0; + + if (pci_is_root_bus(bus)) { + /* + * Only the root port (devfn == 0) is connected to this bus. + * All other PCI devices are behind some bridge hence on another + * bus. + */ + if (devfn) + return NULL; + + return pcie->reg_base + (where & 0xfff); + } + + /* + * Clear AXI link-down status + */ + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_LINKDOWN, + cdns_pcie_readl(pcie, CDNS_PCIE_HPA_AT_LINKDOWN) & GENMASK(0, 0)); + + desc1 = 0; + ctrl0 = 0; + /* + * Update Output registers for AXI region 0. + */ + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_NBITS(12) | + CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_DEVFN(devfn) | + CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_BUS(busn); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(0), +addr0); + + desc1 = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(0)); + desc1 &= ~CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN_MASK; + desc1 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(0); + ctrl0 = CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_BUS | + CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_DEV_FN; + /* + * The bus number was already set once for all in desc1 by + * cdns_pcie_host_init_address_translation(). + */ + if (busn == bridge->busnr + 1) + desc0 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_CONF_TYPE0; + else + desc0 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_CONF_TYPE1; + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC0(0), desc0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(0), desc1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CTRL0(0), ctrl0); + + return rc->cfg_base + (where & 0xfff); } + static struct pci_ops cdns_pcie_host_ops = { .map_bus = cdns_pci_map_bus, .read = pci_generic_config_read, .write = pci_generic_config_write, }; +static struct pci_ops cdns_pcie_hpa_host_ops = { + .map_bus = cdns_pci_hpa_map_bus, + .read = pci_generic_config_read, + .write = pci_generic_config_write, +}; + static int cdns_pcie_host_training_complete(struct cdns_pcie *pcie) { u32 pcie_cap_off = CDNS_PCIE_RP_CAP_OFFSET; @@ -340,8 +404,8 @@ static int cdns_pcie_host_bar_config(struct cdns_pcie_rc *rc, */ bar = cdns_pcie_host_find_min_bar(rc, size); if (bar != RP_BAR_UNDEFINED) { - ret = cdns_pcie_host_bar_ib_config(rc, bar, cpu_addr, - size, flags); + ret = pcie->ops->cdns_pcie_host_bar_ib_config(rc, bar, cpu_addr, + size, flags); if (ret) dev_err(dev, "IB BAR: %d config failed\n", bar); return ret; @@ -366,8 +430,8 @@ static int cdns_pcie_host_bar_config(struct cdns_pcie_rc *rc, } winsize = bar_max_size[bar]; - ret = cdns_pcie_host_bar_ib_config(rc, bar, cpu_addr, winsize, - flags); + ret = pcie->ops->cdns_pcie_host_bar_ib_config(rc, bar, cpu_addr, winsize, + flags); if (ret) { dev_err(dev, "IB BAR: %d config failed\n", bar); return ret; @@ -408,8 +472,8 @@ static int cdns_pcie_host_map_dma_ranges(struct cdns_pcie_rc *rc) if (list_empty(&bridge->dma_ranges)) { of_property_read_u32(np, "cdns,no-bar-match-nbits", &no_bar_nbits); - err = cdns_pcie_host_bar_ib_config(rc, RP_NO_BAR, 0x0, - (u64)1 << no_bar_nbits, 0); + err = pcie->ops->cdns_pcie_host_bar_ib_config(rc, RP_NO_BAR, 0x0, + (u64)1 << no_bar_nbits, 0); if (err) dev_err(dev, "IB BAR: %d config failed\n", RP_NO_BAR); return err; @@ -467,13 +531,156 @@ int cdns_pcie_host_init_address_translation(struct cdns_pcie_rc *rc) u64 pci_addr = res->start - entry->offset; if (resource_type(res) == IORESOURCE_IO) - cdns_pcie_set_outbound_region(pcie, busnr, 0, r, + pcie->ops->cdns_pcie_set_outbound_region(pcie, busnr, 0, r, + true, + pci_pio_to_address(res->start), + pci_addr, + resource_size(res)); + else + pcie->ops->cdns_pcie_set_outbound_region(pcie, busnr, 0, r, + false, + res->start, + pci_addr, + resource_size(res)); + + r++; + } + + return cdns_pcie_host_map_dma_ranges(rc); +} + +int cdns_pcie_hpa_host_init_root_port(struct cdns_pcie_rc *rc) { + struct cdns_pcie *pcie = &rc->pcie; + u32 value, ctrl; + u32 id; + + /* + * Set the root complex BAR configuration register: + * - disable both BAR0 and BAR1. + * - enable Prefetchable Memory Base and Limit registers in type 1 + * config space (64 bits). + * - enable IO Base and Limit registers in type 1 config + * space (32 bits). + */ + + ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_DISABLED; + value = CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR0_CTRL(ctrl) | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR1_CTRL(ctrl) | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_PREFETCH_MEM_ENABLE | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_PREFETCH_MEM_64BITS | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_IO_ENABLE | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_IO_32BITS; + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_LM_RC_BAR_CFG, value); + + /* Set root port configuration space */ + if (rc->vendor_id != 0xffff) { + id = CDNS_PCIE_LM_ID_VENDOR(rc->vendor_id) | + CDNS_PCIE_LM_ID_SUBSYS(rc->vendor_id); + cdns_pcie_writel(pcie, CDNS_PCIE_LM_ID, id); + } + + if (rc->device_id != 0xffff) + cdns_pcie_rp_writew(pcie, PCI_DEVICE_ID, rc->device_id); + + cdns_pcie_rp_writeb(pcie, PCI_CLASS_REVISION, 0); + cdns_pcie_rp_writeb(pcie, PCI_CLASS_PROG, 0); + cdns_pcie_rp_writew(pcie, PCI_CLASS_DEVICE, PCI_CLASS_BRIDGE_PCI); + + return 0; +} + +int cdns_pcie_hpa_host_bar_ib_config(struct cdns_pcie_rc *rc, + enum cdns_pcie_rp_bar bar, + u64 cpu_addr, u64 size, + unsigned long flags) +{ + struct cdns_pcie *pcie = &rc->pcie; + u32 addr0, addr1, aperture, value; + + if (!rc->avail_ib_bar[bar]) + return -EBUSY; + + rc->avail_ib_bar[bar] = false; + + aperture = ilog2(size); + addr0 = CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR0_NBITS(aperture) | + (lower_32_bits(cpu_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(cpu_addr); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR0(bar), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR1(bar), addr1); + + if (bar == RP_NO_BAR) + return 0; + + value = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_LM_RC_BAR_CFG); + value &= ~(HPA_LM_RC_BAR_CFG_CTRL_MEM_64BITS(bar) | + HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_64BITS(bar) | + HPA_LM_RC_BAR_CFG_CTRL_MEM_32BITS(bar) | + HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_32BITS(bar) | + HPA_LM_RC_BAR_CFG_APERTURE(bar, bar_aperture_mask[bar] + 2)); + if (size + cpu_addr >= SZ_4G) { + if (!(flags & IORESOURCE_PREFETCH)) + value |= HPA_LM_RC_BAR_CFG_CTRL_MEM_64BITS(bar); + value |= HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_64BITS(bar); + } else { + if (!(flags & IORESOURCE_PREFETCH)) + value |= HPA_LM_RC_BAR_CFG_CTRL_MEM_32BITS(bar); + value |= HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_32BITS(bar); + } + + value |= HPA_LM_RC_BAR_CFG_APERTURE(bar, aperture); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_LM_RC_BAR_CFG, value); + + return 0; +} + +int cdns_pcie_hpa_host_init_address_translation(struct cdns_pcie_rc +*rc) { + struct cdns_pcie *pcie = &rc->pcie; + struct pci_host_bridge *bridge = pci_host_bridge_from_priv(rc); + struct resource *cfg_res = rc->cfg_res; + struct resource_entry *entry; + u64 cpu_addr = cfg_res->start; + u32 addr0, addr1, desc1; + int r, busnr = 0; + + entry = resource_list_first_type(&bridge->windows, IORESOURCE_BUS); + if (entry) + busnr = entry->res->start; + + /* + * Reserve region 0 for PCI configure space accesses: + * OB_REGION_PCI_ADDR0 and OB_REGION_DESC0 are updated dynamically by + * cdns_pci_map_bus(), other region registers are set here once for all. + */ + addr1 = 0; + desc1 = CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS(busnr); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(0), addr1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(0), desc1); + + if (pcie->ops->cpu_addr_fixup) + cpu_addr = pcie->ops->cpu_addr_fixup(pcie, cpu_addr); + + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS(12) | + (lower_32_bits(cpu_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(cpu_addr); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(0), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(0), +addr1); + + r = 1; + resource_list_for_each_entry(entry, &bridge->windows) { + struct resource *res = entry->res; + u64 pci_addr = res->start - entry->offset; + + if (resource_type(res) == IORESOURCE_IO) + pcie->ops->cdns_pcie_set_outbound_region(pcie, busnr, 0, r, true, pci_pio_to_address(res->start), pci_addr, resource_size(res)); else - cdns_pcie_set_outbound_region(pcie, busnr, 0, r, + pcie->ops->cdns_pcie_set_outbound_region(pcie, busnr, 0, r, false, res->start, pci_addr, @@ -489,11 +696,11 @@ int cdns_pcie_host_init(struct cdns_pcie_rc *rc) { int err; - err = cdns_pcie_host_init_root_port(rc); + err = rc->pcie.ops->cdns_pcie_host_init_root_port(rc); if (err) return err; - return cdns_pcie_host_init_address_translation(rc); + return rc->pcie.ops->cdns_pcie_host_init_address_translation(rc); } int cdns_pcie_host_link_setup(struct cdns_pcie_rc *rc) @@ -503,7 +710,7 @@ int cdns_pcie_host_link_setup(struct cdns_pcie_rc *rc) int ret; if (rc->quirk_detect_quiet_flag) - cdns_pcie_detect_quiet_min_delay_set(&rc->pcie); + pcie->ops->cdns_pcie_detect_quiet_min_delay_set(&rc->pcie); cdns_pcie_host_enable_ptm_response(pcie); @@ -567,8 +774,12 @@ int cdns_pcie_host_setup(struct cdns_pcie_rc *rc) if (ret) return ret; - if (!bridge->ops) - bridge->ops = &cdns_pcie_host_ops; + if (!bridge->ops) { + if (pcie->is_hpa) + bridge->ops = &cdns_pcie_hpa_host_ops; + else + bridge->ops = &cdns_pcie_host_ops; + } ret = pci_host_probe(bridge); if (ret < 0) diff --git a/drivers/pci/controller/cadence/pcie-cadence-plat.c b/drivers/pci/controller/cadence/pcie-cadence-plat.c index 98ffd184be93..26d54162a95f 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-plat.c +++ b/drivers/pci/controller/cadence/pcie-cadence-plat.c @@ -35,6 +35,26 @@ static u64 cdns_plat_cpu_addr_fixup(struct cdns_pcie *pcie, u64 cpu_addr) static const struct cdns_pcie_ops cdns_plat_ops = { .cpu_addr_fixup = cdns_plat_cpu_addr_fixup, + .cdns_pcie_host_init_root_port = cdns_pcie_host_init_root_port, + .cdns_pcie_host_bar_ib_config = cdns_pcie_host_bar_ib_config, + .cdns_pcie_host_init_address_translation = cdns_pcie_host_init_address_translation, + .cdns_pcie_detect_quiet_min_delay_set = cdns_pcie_detect_quiet_min_delay_set, + .cdns_pcie_set_outbound_region = cdns_pcie_set_outbound_region, + .cdns_pcie_set_outbound_region_for_normal_msg = + cdns_pcie_set_outbound_region_for_normal_msg, + .cdns_pcie_reset_outbound_region = cdns_pcie_reset_outbound_region, }; + +static const struct cdns_pcie_ops cdns_hpa_plat_ops = { + .cpu_addr_fixup = cdns_plat_cpu_addr_fixup, + .cdns_pcie_host_init_root_port = cdns_pcie_hpa_host_init_root_port, + .cdns_pcie_host_bar_ib_config = cdns_pcie_hpa_host_bar_ib_config, + .cdns_pcie_host_init_address_translation = cdns_pcie_hpa_host_init_address_translation, + .cdns_pcie_detect_quiet_min_delay_set = cdns_pcie_hpa_detect_quiet_min_delay_set, + .cdns_pcie_set_outbound_region = cdns_pcie_hpa_set_outbound_region, + .cdns_pcie_set_outbound_region_for_normal_msg = + cdns_pcie_hpa_set_outbound_region_for_normal_msg, + .cdns_pcie_reset_outbound_region = +cdns_pcie_hpa_reset_outbound_region, }; static int cdns_plat_pcie_probe(struct platform_device *pdev) @@ -104,6 +124,7 @@ static int cdns_plat_pcie_probe(struct platform_device *pdev) ep->pcie.dev = dev; ep->pcie.ops = &cdns_plat_ops; + ep->pcie.is_hpa = is_hpa; cdns_plat_pcie->pcie = &ep->pcie; ret = cdns_pcie_init_phy(dev, cdns_plat_pcie->pcie); diff --git a/drivers/pci/controller/cadence/pcie-cadence.c b/drivers/pci/controller/cadence/pcie-cadence.c index 204e045aed8c..9035a7312a10 100644 --- a/drivers/pci/controller/cadence/pcie-cadence.c +++ b/drivers/pci/controller/cadence/pcie-cadence.c @@ -5,7 +5,6 @@ #include #include - #include "pcie-cadence.h" void cdns_pcie_detect_quiet_min_delay_set(struct cdns_pcie *pcie) @@ -147,6 +146,159 @@ void cdns_pcie_reset_outbound_region(struct cdns_pcie *pcie, u32 r)