diff mbox series

[RFC,net-next,06/12] dt-bindings: reset: Add lan966x power reset bindings

Message ID 20210920095218.1108151-7-horatiu.vultur@microchip.com
State RFC
Headers show
Series Add lan966x driver | expand

Commit Message

Horatiu Vultur Sept. 20, 2021, 9:52 a.m. UTC
Document the lan966x power reset device driver bindings

Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com>
---
 .../bindings/power/lan966x,power.yaml         | 49 +++++++++++++++++++
 1 file changed, 49 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/power/lan966x,power.yaml
diff mbox series

Patch

diff --git a/Documentation/devicetree/bindings/power/lan966x,power.yaml b/Documentation/devicetree/bindings/power/lan966x,power.yaml
new file mode 100644
index 000000000000..d10eec10089b
--- /dev/null
+++ b/Documentation/devicetree/bindings/power/lan966x,power.yaml
@@ -0,0 +1,49 @@ 
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/power/lan966x,power.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: Microchip Lan966x Power Reset Controller
+
+maintainers:
+  - Horatiu Vultur <horatiu.vultur@microchip.com>
+  - UNGLinuxDriver@microchip.com
+
+description: |
+  The Microchip Lan966x SoC provides power reset control.
+
+properties:
+  $nodename:
+    pattern: "^chip-controller$"
+
+  compatible:
+    const: microchip,lan966x-chip-reset
+
+  "#reset-cells":
+    const: 1
+
+  cpu-syscon:
+    $ref: "/schemas/types.yaml#/definitions/phandle"
+    description: syscon used to access CPU reset
+
+  switch-syscon:
+    $ref: "/schemas/types.yaml#/definitions/phandle"
+    description: syscon used to access SWITCH reset
+
+required:
+  - compatible
+  - "#reset-cells"
+  - cpu-syscon
+  - switch-syscon
+
+additionalProperties: false
+
+examples:
+  - |
+    reset: chip-controller {
+        compatible = "microchip,lan966x-chip-reset";
+        #reset-cells = <1>;
+        cpu-syscon = <&cpu_ctrl>;
+        switch-syscon = <&switch_ctrl>;
+    };