From patchwork Fri Dec 13 13:49:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikanta Mylavarapu X-Patchwork-Id: 13907070 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0C8A4E77180 for ; Fri, 13 Dec 2024 13:53:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=l5KqvsOWq7t+oujUN/Cm7qJtmBOOi+4sYvZjphwYz9A=; b=ZGlRFdCYmLwP8s DToCoCSLnybmwumbiHKcPlaAUlK7hWgoozPza7sXiyYGTI7sk4mFFa2yTSv4vKllHtsFLNRirF0lY OJyfudu4vv05LnhKZvWrFg1Cg4HdAmFojh4eT4Ye+4nI/HGYnqY2QO6Mq3qiCf5vnRBhZT33zwq52 oFAe3LYHL8R8+E+uDSJCepGtkCvSqFIf8z0ym3JpKgYjDdqNVj4x35sFQUU0curluNSLJlrBvNigg QkVU9RSI46ReyW6veqGI3EWpTodwgPMCGLL0ssVq6nXsnqj6y06ZZkE3hQ01Ceyx083HAGLfH4+cP srrnFxbX+LVRi3KmntLg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tM66y-00000003u76-2yxF; Fri, 13 Dec 2024 13:53:44 +0000 Received: from mx0a-0031df01.pphosted.com ([205.220.168.131]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tM64c-00000003tLy-440A for linux-phy@lists.infradead.org; Fri, 13 Dec 2024 13:51:20 +0000 Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BD9pMCa018931; Fri, 13 Dec 2024 13:51:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= QY3x+fvaGYsolbcf2gLHAsROmiERfQsyGe0qtS0BT9U=; b=Jkzf+ODmacZVK8gE 3Y5Xd/MfD41vCi166jEbzPPvO3JGWD63bagFcbxEc4mIn7hBOzGiJW2EbS763NeZ 6TsQV4KgqslBsrEqBsFj+Tb4CfmIjOJUjvbLDaiuqQl77Aivfo1v/ok86edw5d1C 01XL7Kz2xKQoaUN7ibiu4AcLx1yAzLlUhJsx5SxPXvckKEKk7vo6xPPrFVYBl49e RaG1ypvre6+SQxQgbSI54GchuA7AN8YGBLHKW2q0yLxQS0ifyR5dLhPJcFvc+CKx 6su3lHFjbpG+x5u+N/Wmu4i6qfNpPD8irixOL6UmxmNqhBope9vuchAUK9Sld1K+ JJeF/A== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43gjnb0nw9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 13:51:13 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BDDpBf4003420 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 13:51:11 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 13 Dec 2024 05:51:06 -0800 From: Manikanta Mylavarapu To: , , , , , , , , , , , , , , , CC: , Subject: [PATCH 4/4] arm64: dts: qcom: ipq5424: Enable PCIe PHYs and controllers Date: Fri, 13 Dec 2024 19:19:50 +0530 Message-ID: <20241213134950.234946-5-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241213134950.234946-1-quic_mmanikan@quicinc.com> References: <20241213134950.234946-1-quic_mmanikan@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: JPxU4yIbrG50UIYmaEt5--DFMAljZriY X-Proofpoint-GUID: JPxU4yIbrG50UIYmaEt5--DFMAljZriY X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 lowpriorityscore=0 bulkscore=0 clxscore=1015 phishscore=0 priorityscore=1501 impostorscore=0 adultscore=0 malwarescore=0 mlxscore=0 suspectscore=0 mlxlogscore=923 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412130098 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241213_055119_009671_B30460F0 X-CRM114-Status: GOOD ( 10.59 ) X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-phy" Errors-To: linux-phy-bounces+linux-phy=archiver.kernel.org@lists.infradead.org Enable the PCIe controller and PHY nodes corresponding to RDP466. Signed-off-by: Manikanta Mylavarapu --- arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 43 +++++++++++++++++++++ 1 file changed, 43 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts index d4d31026a026..8857b64df1be 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -45,6 +45,26 @@ data-pins { bias-pull-up; }; }; + + pcie2_default_state: pcie2-default-state { + perst-n-pins { + pins = "gpio31"; + function = "gpio"; + drive-strength = <8>; + bias-pull-up; + output-low; + }; + }; + + pcie3_default_state: pcie3-default-state { + perst-n-pins { + pins = "gpio34"; + function = "gpio"; + drive-strength = <8>; + bias-pull-up; + output-low; + }; + }; }; &uart1 { @@ -57,3 +77,26 @@ &xo_board { clock-frequency = <24000000>; }; +&pcie2_phy { + status = "okay"; +}; + +&pcie2 { + pinctrl-0 = <&pcie2_default_state>; + pinctrl-names = "default"; + + perst-gpios = <&tlmm 31 GPIO_ACTIVE_LOW>; + status = "okay"; +}; + +&pcie3_phy { + status = "okay"; +}; + +&pcie3 { + pinctrl-0 = <&pcie3_default_state>; + pinctrl-names = "default"; + + perst-gpios = <&tlmm 34 GPIO_ACTIVE_LOW>; + status = "okay"; +};