From patchwork Wed Jun 15 14:43:17 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pierre Gondois X-Patchwork-Id: 12882422 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B766AC43334 for ; Wed, 15 Jun 2022 14:44:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1349628AbiFOOot (ORCPT ); Wed, 15 Jun 2022 10:44:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59428 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344443AbiFOOos (ORCPT ); Wed, 15 Jun 2022 10:44:48 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 3E5F035A97; Wed, 15 Jun 2022 07:44:47 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id EC056153B; Wed, 15 Jun 2022 07:44:46 -0700 (PDT) Received: from pierre123.arm.com (unknown [10.57.5.38]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id C21203F73B; Wed, 15 Jun 2022 07:44:43 -0700 (PDT) From: Pierre Gondois To: linux-kernel@vger.kernel.org Cc: Ionela.Voinescu@arm.com, Lukasz.Luba@arm.com, Dietmar.Eggemann@arm.com, Pierre Gondois , "Rafael J. Wysocki" , Viresh Kumar , Andy Gross , Bjorn Andersson , Dmitry Baryshkov , Vladimir Zapolskiy , linux-pm@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 0/4] cpufreq: qcom-hw: LMH irq/hotplug interractions Date: Wed, 15 Jun 2022 16:43:17 +0200 Message-Id: <20220615144321.262773-1-pierre.gondois@arm.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org This patch-set provides fixes for the qcom-cpufreq-hw driver regarding LMH irqs configurations and (un)plugging CPUs. commit ffd6cc92ab9c ("arm64: dts: qcom: sm8250: add description of dcvsh interrupts") enables DCVS (Dynamic Clock and Voltage Scaling) for sm8250 chips (so rb5 included). As no LMH (Limits Management Hardware) interrupts were seen, the firmware used for testing should not be able support them. The patch-set was tested on a rb5 with an old firmware version: UEFI Ver : 5.0.210817.BOOT.XF.3.2-00354-SM8250-1 Build Info : 64b Aug 17 2021 23:35:39 This patch-set should still contain relevant modifications regarding LMH interrupts and CPU hotplug. Still, it would be good to test it on a platform which actually uses LMH interrupts. LMH irqs can be identified with: cat /proc/interrupts | grep "dcvsh\-irq" and their configuration can be seen at: /proc/irqs/XXX/* Pierre Gondois (4): cpufreq: qcom-hw: Reset cancel_throttle when policy is re-enabled cpufreq: qcom-hw: Disable LMH irq when disabling policy cpufreq: qcom-hw: Remove deprecated irq_set_affinity_hint() call cpufreq: Change order of online() CB and policy->cpus modification drivers/cpufreq/cpufreq.c | 6 +++--- drivers/cpufreq/qcom-cpufreq-hw.c | 16 ++++++++++++---- 2 files changed, 15 insertions(+), 7 deletions(-)