[5/7] thermal: ti-soc-thermal: add thermal data for DRA752 chips

Commit Message

Eduardo Valentin May 29, 2013, 3:07 p.m. UTC

This patch adds the thermal data for TI DRA752 chips.
In this change it includes (autogen):
. Register offset definitions
. Bitfields and masks for all registers
. Conversion table

Also, the thermal limits, thresholds and extrapolation
rules are included. The extrapolation rule is simply
add +2C as margin.

All 5 sensors, MPU, GPU, CORE, DSPEVE and IVA, are defined
and exposed. Only MPU has cooling device.

Cc: Zhang Rui <[e-mail]>
Cc: [e-mail]
Cc: [e-mail]
Signed-off-by: Eduardo Valentin <[e-mail]>
---
 drivers/staging/ti-soc-thermal/dra752-bandgap.h    | 280 ++++++++++++
 .../staging/ti-soc-thermal/dra752-thermal-data.c   | 476 +++++++++++++++++++++
 drivers/thermal/ti-soc-thermal/Kconfig             |  12 +
 drivers/thermal/ti-soc-thermal/Makefile            |   1 +
 drivers/thermal/ti-soc-thermal/ti-thermal.h        |   6 +
 5 files changed, 775 insertions(+)
 create mode 100644 drivers/staging/ti-soc-thermal/dra752-bandgap.h
 create mode 100644 drivers/staging/ti-soc-thermal/dra752-thermal-data.c

Comments

Eduardo Valentin June 3, 2013, 8:31 p.m. UTC | #1

Rui,

On 29-05-2013 11:07, Eduardo Valentin wrote:
> This patch adds the thermal data for TI DRA752 chips.
> In this change it includes (autogen):
> . Register offset definitions
> . Bitfields and masks for all registers
> . Conversion table
> 
> Also, the thermal limits, thresholds and extrapolation
> rules are included. The extrapolation rule is simply
> add +2C as margin.
> 
> All 5 sensors, MPU, GPU, CORE, DSPEVE and IVA, are defined
> and exposed. Only MPU has cooling device.
> 
> Cc: Zhang Rui <[e-mail]>
> Cc: [e-mail]
> Cc: [e-mail]
> Signed-off-by: Eduardo Valentin <[e-mail]>
> ---
>  drivers/staging/ti-soc-thermal/dra752-bandgap.h    | 280 ++++++++++++
>  .../staging/ti-soc-thermal/dra752-thermal-data.c   | 476 +++++++++++++++++++++
>  drivers/thermal/ti-soc-thermal/Kconfig             |  12 +
>  drivers/thermal/ti-soc-thermal/Makefile            |   1 +
>  drivers/thermal/ti-soc-thermal/ti-thermal.h        |   6 +
>  5 files changed, 775 insertions(+)
>  create mode 100644 drivers/staging/ti-soc-thermal/dra752-bandgap.h
>  create mode 100644 drivers/staging/ti-soc-thermal/dra752-thermal-data.c
> 
> diff --git a/drivers/staging/ti-soc-thermal/dra752-bandgap.h b/drivers/staging/ti-soc-thermal/dra752-bandgap.h
> new file mode 100644
> index 0000000..6b0f2b1

This patch was generated against the wrong tree obviously. I will resend
this one. Others are fine.

> --- /dev/null
> +++ b/drivers/staging/ti-soc-thermal/dra752-bandgap.h
> @@ -0,0 +1,280 @@
> +/*
> + * DRA752 bandgap registers, bitfields and temperature definitions
> + *
> + * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
> + * Contact:
> + *   Eduardo Valentin <[e-mail]>
> + *   Tero Kristo <[e-mail]>
> + *
> + * This is an auto generated file.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License
> + * version 2 as published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope that it will be useful, but
> + * WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
> + * General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
> + * 02110-1301 USA
> + *
> + */
> +#ifndef __DRA752_BANDGAP_H
> +#define __DRA752_BANDGAP_H
> +
> +/**
> + * *** DRA752 ***
> + *
> + * Below, in sequence, are the Register definitions,
> + * the bitfields and the temperature definitions for DRA752.
> + */
> +
> +/**
> + * DRA752 register definitions
> + *
> + * Registers are defined as offsets. The offsets are
> + * relative to FUSE_OPP_BGAP_GPU on DRA752.
> + * DRA752_BANDGAP_BASE		0x4a0021e0
> + *
> + * Register below are grouped by domain (not necessarily in offset order)
> + */
> +
> +
> +/* DRA752.common register offsets */
> +#define DRA752_BANDGAP_CTRL_1_OFFSET		0x1a0
> +#define DRA752_BANDGAP_STATUS_1_OFFSET		0x1c8
> +#define DRA752_BANDGAP_CTRL_2_OFFSET		0x39c
> +#define DRA752_BANDGAP_STATUS_2_OFFSET		0x3b8
> +
> +/* DRA752.core register offsets */
> +#define DRA752_STD_FUSE_OPP_BGAP_CORE_OFFSET		0x8
> +#define DRA752_TEMP_SENSOR_CORE_OFFSET			0x154
> +#define DRA752_BANDGAP_THRESHOLD_CORE_OFFSET		0x1ac
> +#define DRA752_BANDGAP_TSHUT_CORE_OFFSET		0x1b8
> +#define DRA752_BANDGAP_CUMUL_DTEMP_CORE_OFFSET		0x1c4
> +#define DRA752_DTEMP_CORE_0_OFFSET			0x208
> +#define DRA752_DTEMP_CORE_1_OFFSET			0x20c
> +#define DRA752_DTEMP_CORE_2_OFFSET			0x210
> +#define DRA752_DTEMP_CORE_3_OFFSET			0x214
> +#define DRA752_DTEMP_CORE_4_OFFSET			0x218
> +
> +/* DRA752.iva register offsets */
> +#define DRA752_STD_FUSE_OPP_BGAP_IVA_OFFSET		0x388
> +#define DRA752_TEMP_SENSOR_IVA_OFFSET			0x398
> +#define DRA752_BANDGAP_THRESHOLD_IVA_OFFSET		0x3a4
> +#define DRA752_BANDGAP_TSHUT_IVA_OFFSET			0x3ac
> +#define DRA752_BANDGAP_CUMUL_DTEMP_IVA_OFFSET		0x3b4
> +#define DRA752_DTEMP_IVA_0_OFFSET			0x3d0
> +#define DRA752_DTEMP_IVA_1_OFFSET			0x3d4
> +#define DRA752_DTEMP_IVA_2_OFFSET			0x3d8
> +#define DRA752_DTEMP_IVA_3_OFFSET			0x3dc
> +#define DRA752_DTEMP_IVA_4_OFFSET			0x3e0
> +
> +/* DRA752.mpu register offsets */
> +#define DRA752_STD_FUSE_OPP_BGAP_MPU_OFFSET		0x4
> +#define DRA752_TEMP_SENSOR_MPU_OFFSET			0x14c
> +#define DRA752_BANDGAP_THRESHOLD_MPU_OFFSET		0x1a4
> +#define DRA752_BANDGAP_TSHUT_MPU_OFFSET			0x1b0
> +#define DRA752_BANDGAP_CUMUL_DTEMP_MPU_OFFSET		0x1bc
> +#define DRA752_DTEMP_MPU_0_OFFSET			0x1e0
> +#define DRA752_DTEMP_MPU_1_OFFSET			0x1e4
> +#define DRA752_DTEMP_MPU_2_OFFSET			0x1e8
> +#define DRA752_DTEMP_MPU_3_OFFSET			0x1ec
> +#define DRA752_DTEMP_MPU_4_OFFSET			0x1f0
> +
> +/* DRA752.dspeve register offsets */
> +#define DRA752_STD_FUSE_OPP_BGAP_DSPEVE_OFFSET			0x384
> +#define DRA752_TEMP_SENSOR_DSPEVE_OFFSET			0x394
> +#define DRA752_BANDGAP_THRESHOLD_DSPEVE_OFFSET			0x3a0
> +#define DRA752_BANDGAP_TSHUT_DSPEVE_OFFSET			0x3a8
> +#define DRA752_BANDGAP_CUMUL_DTEMP_DSPEVE_OFFSET		0x3b0
> +#define DRA752_DTEMP_DSPEVE_0_OFFSET				0x3bc
> +#define DRA752_DTEMP_DSPEVE_1_OFFSET				0x3c0
> +#define DRA752_DTEMP_DSPEVE_2_OFFSET				0x3c4
> +#define DRA752_DTEMP_DSPEVE_3_OFFSET				0x3c8
> +#define DRA752_DTEMP_DSPEVE_4_OFFSET				0x3cc
> +
> +/* DRA752.gpu register offsets */
> +#define DRA752_STD_FUSE_OPP_BGAP_GPU_OFFSET		0x0
> +#define DRA752_TEMP_SENSOR_GPU_OFFSET			0x150
> +#define DRA752_BANDGAP_THRESHOLD_GPU_OFFSET		0x1a8
> +#define DRA752_BANDGAP_TSHUT_GPU_OFFSET			0x1b4
> +#define DRA752_BANDGAP_CUMUL_DTEMP_GPU_OFFSET		0x1c0
> +#define DRA752_DTEMP_GPU_0_OFFSET			0x1f4
> +#define DRA752_DTEMP_GPU_1_OFFSET			0x1f8
> +#define DRA752_DTEMP_GPU_2_OFFSET			0x1fc
> +#define DRA752_DTEMP_GPU_3_OFFSET			0x200
> +#define DRA752_DTEMP_GPU_4_OFFSET			0x204
> +
> +/**
> + * Register bitfields for DRA752
> + *
> + * All the macros bellow define the required bits for
> + * controlling temperature on DRA752. Bit defines are
> + * grouped by register.
> + */
> +
> +/* DRA752.BANDGAP_STATUS_1 */
> +#define DRA752_BANDGAP_STATUS_1_ALERT_MASK		BIT(31)
> +#define DRA752_BANDGAP_STATUS_1_HOT_CORE_MASK		BIT(5)
> +#define DRA752_BANDGAP_STATUS_1_COLD_CORE_MASK		BIT(4)
> +#define DRA752_BANDGAP_STATUS_1_HOT_GPU_MASK		BIT(3)
> +#define DRA752_BANDGAP_STATUS_1_COLD_GPU_MASK		BIT(2)
> +#define DRA752_BANDGAP_STATUS_1_HOT_MPU_MASK		BIT(1)
> +#define DRA752_BANDGAP_STATUS_1_COLD_MPU_MASK		BIT(0)
> +
> +/* DRA752.BANDGAP_CTRL_2 */
> +#define DRA752_BANDGAP_CTRL_2_FREEZE_IVA_MASK			BIT(22)
> +#define DRA752_BANDGAP_CTRL_2_FREEZE_DSPEVE_MASK		BIT(21)
> +#define DRA752_BANDGAP_CTRL_2_CLEAR_IVA_MASK			BIT(19)
> +#define DRA752_BANDGAP_CTRL_2_CLEAR_DSPEVE_MASK			BIT(18)
> +#define DRA752_BANDGAP_CTRL_2_CLEAR_ACCUM_IVA_MASK		BIT(16)
> +#define DRA752_BANDGAP_CTRL_2_CLEAR_ACCUM_DSPEVE_MASK		BIT(15)
> +#define DRA752_BANDGAP_CTRL_2_MASK_HOT_IVA_MASK			BIT(3)
> +#define DRA752_BANDGAP_CTRL_2_MASK_COLD_IVA_MASK		BIT(2)
> +#define DRA752_BANDGAP_CTRL_2_MASK_HOT_DSPEVE_MASK		BIT(1)
> +#define DRA752_BANDGAP_CTRL_2_MASK_COLD_DSPEVE_MASK		BIT(0)
> +
> +/* DRA752.BANDGAP_STATUS_2 */
> +#define DRA752_BANDGAP_STATUS_2_HOT_IVA_MASK			BIT(3)
> +#define DRA752_BANDGAP_STATUS_2_COLD_IVA_MASK			BIT(2)
> +#define DRA752_BANDGAP_STATUS_2_HOT_DSPEVE_MASK			BIT(1)
> +#define DRA752_BANDGAP_STATUS_2_COLD_DSPEVE_MASK		BIT(0)
> +
> +/* DRA752.BANDGAP_CTRL_1 */
> +#define DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK			(0x3 << 30)
> +#define DRA752_BANDGAP_CTRL_1_COUNTER_DELAY_MASK		(0x7 << 27)
> +#define DRA752_BANDGAP_CTRL_1_FREEZE_CORE_MASK			BIT(23)
> +#define DRA752_BANDGAP_CTRL_1_FREEZE_GPU_MASK			BIT(22)
> +#define DRA752_BANDGAP_CTRL_1_FREEZE_MPU_MASK			BIT(21)
> +#define DRA752_BANDGAP_CTRL_1_CLEAR_CORE_MASK			BIT(20)
> +#define DRA752_BANDGAP_CTRL_1_CLEAR_GPU_MASK			BIT(19)
> +#define DRA752_BANDGAP_CTRL_1_CLEAR_MPU_MASK			BIT(18)
> +#define DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_CORE_MASK		BIT(17)
> +#define DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_GPU_MASK		BIT(16)
> +#define DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_MPU_MASK		BIT(15)
> +#define DRA752_BANDGAP_CTRL_1_MASK_HOT_CORE_MASK		BIT(5)
> +#define DRA752_BANDGAP_CTRL_1_MASK_COLD_CORE_MASK		BIT(4)
> +#define DRA752_BANDGAP_CTRL_1_MASK_HOT_GPU_MASK			BIT(3)
> +#define DRA752_BANDGAP_CTRL_1_MASK_COLD_GPU_MASK		BIT(2)
> +#define DRA752_BANDGAP_CTRL_1_MASK_HOT_MPU_MASK			BIT(1)
> +#define DRA752_BANDGAP_CTRL_1_MASK_COLD_MPU_MASK		BIT(0)
> +
> +/* DRA752.TEMP_SENSOR */
> +#define DRA752_TEMP_SENSOR_TMPSOFF_MASK		BIT(11)
> +#define DRA752_TEMP_SENSOR_EOCZ_MASK		BIT(10)
> +#define DRA752_TEMP_SENSOR_DTEMP_MASK		(0x3ff << 0)
> +
> +/* DRA752.BANDGAP_THRESHOLD */
> +#define DRA752_BANDGAP_THRESHOLD_HOT_MASK		(0x3ff << 16)
> +#define DRA752_BANDGAP_THRESHOLD_COLD_MASK		(0x3ff << 0)
> +
> +/* DRA752.TSHUT_THRESHOLD */
> +#define DRA752_TSHUT_THRESHOLD_MUXCTRL_MASK		BIT(31)
> +#define DRA752_TSHUT_THRESHOLD_HOT_MASK			(0x3ff << 16)
> +#define DRA752_TSHUT_THRESHOLD_COLD_MASK		(0x3ff << 0)
> +
> +/* DRA752.BANDGAP_CUMUL_DTEMP_CORE */
> +#define DRA752_BANDGAP_CUMUL_DTEMP_CORE_MASK		(0xffffffff << 0)
> +
> +/* DRA752.BANDGAP_CUMUL_DTEMP_IVA */
> +#define DRA752_BANDGAP_CUMUL_DTEMP_IVA_MASK		(0xffffffff << 0)
> +
> +/* DRA752.BANDGAP_CUMUL_DTEMP_MPU */
> +#define DRA752_BANDGAP_CUMUL_DTEMP_MPU_MASK		(0xffffffff << 0)
> +
> +/* DRA752.BANDGAP_CUMUL_DTEMP_DSPEVE */
> +#define DRA752_BANDGAP_CUMUL_DTEMP_DSPEVE_MASK		(0xffffffff << 0)
> +
> +/* DRA752.BANDGAP_CUMUL_DTEMP_GPU */
> +#define DRA752_BANDGAP_CUMUL_DTEMP_GPU_MASK		(0xffffffff << 0)
> +
> +/**
> + * Temperature limits and thresholds for DRA752
> + *
> + * All the macros bellow are definitions for handling the
> + * ADC conversions and representation of temperature limits
> + * and thresholds for DRA752. Definitions are grouped
> + * by temperature domain.
> + */
> +
> +/* DRA752.common temperature definitions */
> +/* ADC conversion table limits */
> +#define DRA752_ADC_START_VALUE		540
> +#define DRA752_ADC_END_VALUE		945
> +
> +/* DRA752.GPU temperature definitions */
> +/* bandgap clock limits */
> +#define DRA752_GPU_MAX_FREQ				1500000
> +#define DRA752_GPU_MIN_FREQ				1000000
> +/* sensor limits */
> +#define DRA752_GPU_MIN_TEMP				-40000
> +#define DRA752_GPU_MAX_TEMP				125000
> +#define DRA752_GPU_HYST_VAL				5000
> +/* interrupts thresholds */
> +#define DRA752_GPU_TSHUT_HOT				915
> +#define DRA752_GPU_TSHUT_COLD				900
> +#define DRA752_GPU_T_HOT				800
> +#define DRA752_GPU_T_COLD				795
> +
> +/* DRA752.MPU temperature definitions */
> +/* bandgap clock limits */
> +#define DRA752_MPU_MAX_FREQ				1500000
> +#define DRA752_MPU_MIN_FREQ				1000000
> +/* sensor limits */
> +#define DRA752_MPU_MIN_TEMP				-40000
> +#define DRA752_MPU_MAX_TEMP				125000
> +#define DRA752_MPU_HYST_VAL				5000
> +/* interrupts thresholds */
> +#define DRA752_MPU_TSHUT_HOT				915
> +#define DRA752_MPU_TSHUT_COLD				900
> +#define DRA752_MPU_T_HOT				800
> +#define DRA752_MPU_T_COLD				795
> +
> +/* DRA752.CORE temperature definitions */
> +/* bandgap clock limits */
> +#define DRA752_CORE_MAX_FREQ				1500000
> +#define DRA752_CORE_MIN_FREQ				1000000
> +/* sensor limits */
> +#define DRA752_CORE_MIN_TEMP				-40000
> +#define DRA752_CORE_MAX_TEMP				125000
> +#define DRA752_CORE_HYST_VAL				5000
> +/* interrupts thresholds */
> +#define DRA752_CORE_TSHUT_HOT				915
> +#define DRA752_CORE_TSHUT_COLD				900
> +#define DRA752_CORE_T_HOT				800
> +#define DRA752_CORE_T_COLD				795
> +
> +/* DRA752.DSPEVE temperature definitions */
> +/* bandgap clock limits */
> +#define DRA752_DSPEVE_MAX_FREQ				1500000
> +#define DRA752_DSPEVE_MIN_FREQ				1000000
> +/* sensor limits */
> +#define DRA752_DSPEVE_MIN_TEMP				-40000
> +#define DRA752_DSPEVE_MAX_TEMP				125000
> +#define DRA752_DSPEVE_HYST_VAL				5000
> +/* interrupts thresholds */
> +#define DRA752_DSPEVE_TSHUT_HOT				915
> +#define DRA752_DSPEVE_TSHUT_COLD			900
> +#define DRA752_DSPEVE_T_HOT				800
> +#define DRA752_DSPEVE_T_COLD				795
> +
> +/* DRA752.IVA temperature definitions */
> +/* bandgap clock limits */
> +#define DRA752_IVA_MAX_FREQ				1500000
> +#define DRA752_IVA_MIN_FREQ				1000000
> +/* sensor limits */
> +#define DRA752_IVA_MIN_TEMP				-40000
> +#define DRA752_IVA_MAX_TEMP				125000
> +#define DRA752_IVA_HYST_VAL				5000
> +/* interrupts thresholds */
> +#define DRA752_IVA_TSHUT_HOT				915
> +#define DRA752_IVA_TSHUT_COLD				900
> +#define DRA752_IVA_T_HOT				800
> +#define DRA752_IVA_T_COLD				795
> +
> +#endif /* __DRA752_BANDGAP_H */
> diff --git a/drivers/staging/ti-soc-thermal/dra752-thermal-data.c b/drivers/staging/ti-soc-thermal/dra752-thermal-data.c
> new file mode 100644
> index 0000000..e5d8326
> --- /dev/null
> +++ b/drivers/staging/ti-soc-thermal/dra752-thermal-data.c
> @@ -0,0 +1,476 @@
> +/*
> + * DRA752 thermal data.
> + *
> + * Copyright (C) 2013 Texas Instruments Inc.
> + * Contact:
> + *	Eduardo Valentin <[e-mail]>
> + *	Tero Kristo <[e-mail]>
> + *
> + * This file is partially autogenerated.
> + *
> + * This software is licensed under the terms of the GNU General Public
> + * License version 2, as published by the Free Software Foundation, and
> + * may be copied, distributed, and modified under those terms.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + */
> +
> +#include "ti-thermal.h"
> +#include "ti-bandgap.h"
> +#include "dra752-bandgap.h"
> +
> +/*
> + * DRA752 has five instances of thermal sensor: MPU, GPU, CORE,
> + * IVA and DSPEVE need to describe the individual registers and
> + * bit fields.
> + */
> +
> +/*
> + * DRA752 CORE thermal sensor register offsets and bit-fields
> + */
> +static struct temp_sensor_registers
> +dra752_core_temp_sensor_registers = {
> +	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_CORE_OFFSET,
> +	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
> +	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
> +	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
> +	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_1_OFFSET,
> +	.mask_hot_mask = DRA752_BANDGAP_CTRL_1_MASK_HOT_CORE_MASK,
> +	.mask_cold_mask = DRA752_BANDGAP_CTRL_1_MASK_COLD_CORE_MASK,
> +	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
> +	.mask_freeze_mask = DRA752_BANDGAP_CTRL_1_FREEZE_CORE_MASK,
> +	.mask_clear_mask = DRA752_BANDGAP_CTRL_1_CLEAR_CORE_MASK,
> +	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_CORE_MASK,
> +	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_CORE_OFFSET,
> +	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
> +	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
> +	.tshut_threshold = DRA752_BANDGAP_TSHUT_CORE_OFFSET,
> +	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
> +	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
> +	.bgap_status = DRA752_BANDGAP_STATUS_1_OFFSET,
> +	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
> +	.status_hot_mask = DRA752_BANDGAP_STATUS_1_HOT_CORE_MASK,
> +	.status_cold_mask = DRA752_BANDGAP_STATUS_1_COLD_CORE_MASK,
> +	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_CORE_OFFSET,
> +	.ctrl_dtemp_0 = DRA752_DTEMP_CORE_0_OFFSET,
> +	.ctrl_dtemp_1 = DRA752_DTEMP_CORE_1_OFFSET,
> +	.ctrl_dtemp_2 = DRA752_DTEMP_CORE_2_OFFSET,
> +	.ctrl_dtemp_3 = DRA752_DTEMP_CORE_3_OFFSET,
> +	.ctrl_dtemp_4 = DRA752_DTEMP_CORE_4_OFFSET,
> +	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_CORE_OFFSET,
> +};
> +
> +/*
> + * DRA752 IVA thermal sensor register offsets and bit-fields
> + */
> +static struct temp_sensor_registers
> +dra752_iva_temp_sensor_registers = {
> +	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_IVA_OFFSET,
> +	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
> +	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
> +	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
> +	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_2_OFFSET,
> +	.mask_hot_mask = DRA752_BANDGAP_CTRL_2_MASK_HOT_IVA_MASK,
> +	.mask_cold_mask = DRA752_BANDGAP_CTRL_2_MASK_COLD_IVA_MASK,
> +	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
> +	.mask_freeze_mask = DRA752_BANDGAP_CTRL_2_FREEZE_IVA_MASK,
> +	.mask_clear_mask = DRA752_BANDGAP_CTRL_2_CLEAR_IVA_MASK,
> +	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_2_CLEAR_ACCUM_IVA_MASK,
> +	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_IVA_OFFSET,
> +	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
> +	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
> +	.tshut_threshold = DRA752_BANDGAP_TSHUT_IVA_OFFSET,
> +	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
> +	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
> +	.bgap_status = DRA752_BANDGAP_STATUS_2_OFFSET,
> +	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
> +	.status_hot_mask = DRA752_BANDGAP_STATUS_2_HOT_IVA_MASK,
> +	.status_cold_mask = DRA752_BANDGAP_STATUS_2_COLD_IVA_MASK,
> +	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_IVA_OFFSET,
> +	.ctrl_dtemp_0 = DRA752_DTEMP_IVA_0_OFFSET,
> +	.ctrl_dtemp_1 = DRA752_DTEMP_IVA_1_OFFSET,
> +	.ctrl_dtemp_2 = DRA752_DTEMP_IVA_2_OFFSET,
> +	.ctrl_dtemp_3 = DRA752_DTEMP_IVA_3_OFFSET,
> +	.ctrl_dtemp_4 = DRA752_DTEMP_IVA_4_OFFSET,
> +	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_IVA_OFFSET,
> +};
> +
> +/*
> + * DRA752 MPU thermal sensor register offsets and bit-fields
> + */
> +static struct temp_sensor_registers
> +dra752_mpu_temp_sensor_registers = {
> +	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_MPU_OFFSET,
> +	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
> +	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
> +	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
> +	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_1_OFFSET,
> +	.mask_hot_mask = DRA752_BANDGAP_CTRL_1_MASK_HOT_MPU_MASK,
> +	.mask_cold_mask = DRA752_BANDGAP_CTRL_1_MASK_COLD_MPU_MASK,
> +	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
> +	.mask_freeze_mask = DRA752_BANDGAP_CTRL_1_FREEZE_MPU_MASK,
> +	.mask_clear_mask = DRA752_BANDGAP_CTRL_1_CLEAR_MPU_MASK,
> +	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_MPU_MASK,
> +	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_MPU_OFFSET,
> +	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
> +	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
> +	.tshut_threshold = DRA752_BANDGAP_TSHUT_MPU_OFFSET,
> +	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
> +	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
> +	.bgap_status = DRA752_BANDGAP_STATUS_1_OFFSET,
> +	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
> +	.status_hot_mask = DRA752_BANDGAP_STATUS_1_HOT_MPU_MASK,
> +	.status_cold_mask = DRA752_BANDGAP_STATUS_1_COLD_MPU_MASK,
> +	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_MPU_OFFSET,
> +	.ctrl_dtemp_0 = DRA752_DTEMP_MPU_0_OFFSET,
> +	.ctrl_dtemp_1 = DRA752_DTEMP_MPU_1_OFFSET,
> +	.ctrl_dtemp_2 = DRA752_DTEMP_MPU_2_OFFSET,
> +	.ctrl_dtemp_3 = DRA752_DTEMP_MPU_3_OFFSET,
> +	.ctrl_dtemp_4 = DRA752_DTEMP_MPU_4_OFFSET,
> +	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_MPU_OFFSET,
> +};
> +
> +/*
> + * DRA752 DSPEVE thermal sensor register offsets and bit-fields
> + */
> +static struct temp_sensor_registers
> +dra752_dspeve_temp_sensor_registers = {
> +	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_DSPEVE_OFFSET,
> +	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
> +	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
> +	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
> +	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_2_OFFSET,
> +	.mask_hot_mask = DRA752_BANDGAP_CTRL_2_MASK_HOT_DSPEVE_MASK,
> +	.mask_cold_mask = DRA752_BANDGAP_CTRL_2_MASK_COLD_DSPEVE_MASK,
> +	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
> +	.mask_freeze_mask = DRA752_BANDGAP_CTRL_2_FREEZE_DSPEVE_MASK,
> +	.mask_clear_mask = DRA752_BANDGAP_CTRL_2_CLEAR_DSPEVE_MASK,
> +	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_2_CLEAR_ACCUM_DSPEVE_MASK,
> +	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_DSPEVE_OFFSET,
> +	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
> +	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
> +	.tshut_threshold = DRA752_BANDGAP_TSHUT_DSPEVE_OFFSET,
> +	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
> +	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
> +	.bgap_status = DRA752_BANDGAP_STATUS_2_OFFSET,
> +	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
> +	.status_hot_mask = DRA752_BANDGAP_STATUS_2_HOT_DSPEVE_MASK,
> +	.status_cold_mask = DRA752_BANDGAP_STATUS_2_COLD_DSPEVE_MASK,
> +	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_DSPEVE_OFFSET,
> +	.ctrl_dtemp_0 = DRA752_DTEMP_DSPEVE_0_OFFSET,
> +	.ctrl_dtemp_1 = DRA752_DTEMP_DSPEVE_1_OFFSET,
> +	.ctrl_dtemp_2 = DRA752_DTEMP_DSPEVE_2_OFFSET,
> +	.ctrl_dtemp_3 = DRA752_DTEMP_DSPEVE_3_OFFSET,
> +	.ctrl_dtemp_4 = DRA752_DTEMP_DSPEVE_4_OFFSET,
> +	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_DSPEVE_OFFSET,
> +};
> +
> +/*
> + * DRA752 GPU thermal sensor register offsets and bit-fields
> + */
> +static struct temp_sensor_registers
> +dra752_gpu_temp_sensor_registers = {
> +	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_GPU_OFFSET,
> +	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
> +	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
> +	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
> +	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_1_OFFSET,
> +	.mask_hot_mask = DRA752_BANDGAP_CTRL_1_MASK_HOT_GPU_MASK,
> +	.mask_cold_mask = DRA752_BANDGAP_CTRL_1_MASK_COLD_GPU_MASK,
> +	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
> +	.mask_freeze_mask = DRA752_BANDGAP_CTRL_1_FREEZE_GPU_MASK,
> +	.mask_clear_mask = DRA752_BANDGAP_CTRL_1_CLEAR_GPU_MASK,
> +	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_GPU_MASK,
> +	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_GPU_OFFSET,
> +	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
> +	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
> +	.tshut_threshold = DRA752_BANDGAP_TSHUT_GPU_OFFSET,
> +	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
> +	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
> +	.bgap_status = DRA752_BANDGAP_STATUS_1_OFFSET,
> +	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
> +	.status_hot_mask = DRA752_BANDGAP_STATUS_1_HOT_GPU_MASK,
> +	.status_cold_mask = DRA752_BANDGAP_STATUS_1_COLD_GPU_MASK,
> +	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_GPU_OFFSET,
> +	.ctrl_dtemp_0 = DRA752_DTEMP_GPU_0_OFFSET,
> +	.ctrl_dtemp_1 = DRA752_DTEMP_GPU_1_OFFSET,
> +	.ctrl_dtemp_2 = DRA752_DTEMP_GPU_2_OFFSET,
> +	.ctrl_dtemp_3 = DRA752_DTEMP_GPU_3_OFFSET,
> +	.ctrl_dtemp_4 = DRA752_DTEMP_GPU_4_OFFSET,
> +	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_GPU_OFFSET,
> +};
> +
> +/* Thresholds and limits for DRA752 MPU temperature sensor */
> +static struct temp_sensor_data dra752_mpu_temp_sensor_data = {
> +	.tshut_hot = DRA752_MPU_TSHUT_HOT,
> +	.tshut_cold = DRA752_MPU_TSHUT_COLD,
> +	.t_hot = DRA752_MPU_T_HOT,
> +	.t_cold = DRA752_MPU_T_COLD,
> +	.min_freq = DRA752_MPU_MIN_FREQ,
> +	.max_freq = DRA752_MPU_MAX_FREQ,
> +	.max_temp = DRA752_MPU_MAX_TEMP,
> +	.min_temp = DRA752_MPU_MIN_TEMP,
> +	.hyst_val = DRA752_MPU_HYST_VAL,
> +	.update_int1 = 1000,
> +	.update_int2 = 2000,
> +};
> +
> +/* Thresholds and limits for DRA752 GPU temperature sensor */
> +static struct temp_sensor_data dra752_gpu_temp_sensor_data = {
> +	.tshut_hot = DRA752_GPU_TSHUT_HOT,
> +	.tshut_cold = DRA752_GPU_TSHUT_COLD,
> +	.t_hot = DRA752_GPU_T_HOT,
> +	.t_cold = DRA752_GPU_T_COLD,
> +	.min_freq = DRA752_GPU_MIN_FREQ,
> +	.max_freq = DRA752_GPU_MAX_FREQ,
> +	.max_temp = DRA752_GPU_MAX_TEMP,
> +	.min_temp = DRA752_GPU_MIN_TEMP,
> +	.hyst_val = DRA752_GPU_HYST_VAL,
> +	.update_int1 = 1000,
> +	.update_int2 = 2000,
> +};
> +
> +/* Thresholds and limits for DRA752 CORE temperature sensor */
> +static struct temp_sensor_data dra752_core_temp_sensor_data = {
> +	.tshut_hot = DRA752_CORE_TSHUT_HOT,
> +	.tshut_cold = DRA752_CORE_TSHUT_COLD,
> +	.t_hot = DRA752_CORE_T_HOT,
> +	.t_cold = DRA752_CORE_T_COLD,
> +	.min_freq = DRA752_CORE_MIN_FREQ,
> +	.max_freq = DRA752_CORE_MAX_FREQ,
> +	.max_temp = DRA752_CORE_MAX_TEMP,
> +	.min_temp = DRA752_CORE_MIN_TEMP,
> +	.hyst_val = DRA752_CORE_HYST_VAL,
> +	.update_int1 = 1000,
> +	.update_int2 = 2000,
> +};
> +
> +/* Thresholds and limits for DRA752 DSPEVE temperature sensor */
> +static struct temp_sensor_data dra752_dspeve_temp_sensor_data = {
> +	.tshut_hot = DRA752_DSPEVE_TSHUT_HOT,
> +	.tshut_cold = DRA752_DSPEVE_TSHUT_COLD,
> +	.t_hot = DRA752_DSPEVE_T_HOT,
> +	.t_cold = DRA752_DSPEVE_T_COLD,
> +	.min_freq = DRA752_DSPEVE_MIN_FREQ,
> +	.max_freq = DRA752_DSPEVE_MAX_FREQ,
> +	.max_temp = DRA752_DSPEVE_MAX_TEMP,
> +	.min_temp = DRA752_DSPEVE_MIN_TEMP,
> +	.hyst_val = DRA752_DSPEVE_HYST_VAL,
> +	.update_int1 = 1000,
> +	.update_int2 = 2000,
> +};
> +
> +/* Thresholds and limits for DRA752 IVA temperature sensor */
> +static struct temp_sensor_data dra752_iva_temp_sensor_data = {
> +	.tshut_hot = DRA752_IVA_TSHUT_HOT,
> +	.tshut_cold = DRA752_IVA_TSHUT_COLD,
> +	.t_hot = DRA752_IVA_T_HOT,
> +	.t_cold = DRA752_IVA_T_COLD,
> +	.min_freq = DRA752_IVA_MIN_FREQ,
> +	.max_freq = DRA752_IVA_MAX_FREQ,
> +	.max_temp = DRA752_IVA_MAX_TEMP,
> +	.min_temp = DRA752_IVA_MIN_TEMP,
> +	.hyst_val = DRA752_IVA_HYST_VAL,
> +	.update_int1 = 1000,
> +	.update_int2 = 2000,
> +};
> +
> +/*
> + * DRA752 : Temperature values in milli degree celsius
> + * ADC code values from 540 to 945
> + */
> +static
> +int dra752_adc_to_temp[DRA752_ADC_END_VALUE - DRA752_ADC_START_VALUE + 1] = {
> +	/* Index 540 - 549 */
> +	-40000, -40000, -40000, -40000, -39800, -39400, -39000, -38600, -38200,
> +	-37800,
> +	/* Index 550 - 559 */
> +	-37400, -37000, -36600, -36200, -35800, -35300, -34700, -34200, -33800,
> +	-33400,
> +	/* Index 560 - 569 */
> +	-33000, -32600, -32200, -31800, -31400, -31000, -30600, -30200, -29800,
> +	-29400,
> +	/* Index 570 - 579 */
> +	-29000, -28600, -28200, -27700, -27100, -26600, -26200, -25800, -25400,
> +	-25000,
> +	/* Index 580 - 589 */
> +	-24600, -24200, -23800, -23400, -23000, -22600, -22200, -21800, -21400,
> +	-21000,
> +	/* Index 590 - 599 */
> +	-20500, -19900, -19400, -19000, -18600, -18200, -17800, -17400, -17000,
> +	-16600,
> +	/* Index 600 - 609 */
> +	-16200, -15800, -15400, -15000, -14600, -14200, -13800, -13400, -13000,
> +	-12500,
> +	/* Index 610 - 619 */
> +	-11900, -11400, -11000, -10600, -10200, -9800, -9400, -9000, -8600,
> +	-8200,
> +	/* Index 620 - 629 */
> +	-7800, -7400, -7000, -6600, -6200, -5800, -5400, -5000, -4500,
> +	-3900,
> +	/* Index 630 - 639 */
> +	-3400, -3000, -2600, -2200, -1800, -1400, -1000, -600, -200,
> +	200,
> +	/* Index 640 - 649 */
> +	600, 1000, 1400, 1800, 2200, 2600, 3000, 3400, 3900,
> +	4500,
> +	/* Index 650 - 659 */
> +	5000, 5400, 5800, 6200, 6600, 7000, 7400, 7800, 8200,
> +	8600,
> +	/* Index 660 - 669 */
> +	9000, 9400, 9800, 10200, 10600, 11000, 11400, 11800, 12200,
> +	12700,
> +	/* Index 670 - 679 */
> +	13300, 13800, 14200, 14600, 15000, 15400, 15800, 16200, 16600,
> +	17000,
> +	/* Index 680 - 689 */
> +	17400, 17800, 18200, 18600, 19000, 19400, 19800, 20200, 20600,
> +	21000,
> +	/* Index 690 - 699 */
> +	21400, 21900, 22500, 23000, 23400, 23800, 24200, 24600, 25000,
> +	25400,
> +	/* Index 700 - 709 */
> +	25800, 26200, 26600, 27000, 27400, 27800, 28200, 28600, 29000,
> +	29400,
> +	/* Index 710 - 719 */
> +	29800, 30200, 30600, 31000, 31400, 31900, 32500, 33000, 33400,
> +	33800,
> +	/* Index 720 - 729 */
> +	34200, 34600, 35000, 35400, 35800, 36200, 36600, 37000, 37400,
> +	37800,
> +	/* Index 730 - 739 */
> +	38200, 38600, 39000, 39400, 39800, 40200, 40600, 41000, 41400,
> +	41800,
> +	/* Index 740 - 749 */
> +	42200, 42600, 43100, 43700, 44200, 44600, 45000, 45400, 45800,
> +	46200,
> +	/* Index 750 - 759 */
> +	46600, 47000, 47400, 47800, 48200, 48600, 49000, 49400, 49800,
> +	50200,
> +	/* Index 760 - 769 */
> +	50600, 51000, 51400, 51800, 52200, 52600, 53000, 53400, 53800,
> +	54200,
> +	/* Index 770 - 779 */
> +	54600, 55000, 55400, 55900, 56500, 57000, 57400, 57800, 58200,
> +	58600,
> +	/* Index 780 - 789 */
> +	59000, 59400, 59800, 60200, 60600, 61000, 61400, 61800, 62200,
> +	62600,
> +	/* Index 790 - 799 */
> +	63000, 63400, 63800, 64200, 64600, 65000, 65400, 65800, 66200,
> +	66600,
> +	/* Index 800 - 809 */
> +	67000, 67400, 67800, 68200, 68600, 69000, 69400, 69800, 70200,
> +	70600,
> +	/* Index 810 - 819 */
> +	71000, 71500, 72100, 72600, 73000, 73400, 73800, 74200, 74600,
> +	75000,
> +	/* Index 820 - 829 */
> +	75400, 75800, 76200, 76600, 77000, 77400, 77800, 78200, 78600,
> +	79000,
> +	/* Index 830 - 839 */
> +	79400, 79800, 80200, 80600, 81000, 81400, 81800, 82200, 82600,
> +	83000,
> +	/* Index 840 - 849 */
> +	83400, 83800, 84200, 84600, 85000, 85400, 85800, 86200, 86600,
> +	87000,
> +	/* Index 850 - 859 */
> +	87400, 87800, 88200, 88600, 89000, 89400, 89800, 90200, 90600,
> +	91000,
> +	/* Index 860 - 869 */
> +	91400, 91800, 92200, 92600, 93000, 93400, 93800, 94200, 94600,
> +	95000,
> +	/* Index 870 - 879 */
> +	95400, 95800, 96200, 96600, 97000, 97500, 98100, 98600, 99000,
> +	99400,
> +	/* Index 880 - 889 */
> +	99800, 100200, 100600, 101000, 101400, 101800, 102200, 102600, 103000,
> +	103400,
> +	/* Index 890 - 899 */
> +	103800, 104200, 104600, 105000, 105400, 105800, 106200, 106600, 107000,
> +	107400,
> +	/* Index 900 - 909 */
> +	107800, 108200, 108600, 109000, 109400, 109800, 110200, 110600, 111000,
> +	111400,
> +	/* Index 910 - 919 */
> +	111800, 112200, 112600, 113000, 113400, 113800, 114200, 114600, 115000,
> +	115400,
> +	/* Index 920 - 929 */
> +	115800, 116200, 116600, 117000, 117400, 117800, 118200, 118600, 119000,
> +	119400,
> +	/* Index 930 - 939 */
> +	119800, 120200, 120600, 121000, 121400, 121800, 122200, 122600, 123000,
> +	123400,
> +	/* Index 940 - 945 */
> +	123800, 124200, 124600, 124900, 125000, 125000,
> +};
> +
> +/* DRA752 data */
> +const struct ti_bandgap_data dra752_data = {
> +	.features = TI_BANDGAP_FEATURE_TSHUT_CONFIG |
> +			TI_BANDGAP_FEATURE_FREEZE_BIT |
> +			TI_BANDGAP_FEATURE_TALERT |
> +			TI_BANDGAP_FEATURE_COUNTER_DELAY |
> +			TI_BANDGAP_FEATURE_HISTORY_BUFFER,
> +	.fclock_name = "l3instr_ts_gclk_div",
> +	.div_ck_name = "l3instr_ts_gclk_div",
> +	.conv_table = dra752_adc_to_temp,
> +	.adc_start_val = DRA752_ADC_START_VALUE,
> +	.adc_end_val = DRA752_ADC_END_VALUE,
> +	.expose_sensor = ti_thermal_expose_sensor,
> +	.remove_sensor = ti_thermal_remove_sensor,
> +	.sensors = {
> +		{
> +		.registers = &dra752_mpu_temp_sensor_registers,
> +		.ts_data = &dra752_mpu_temp_sensor_data,
> +		.domain = "cpu",
> +		.register_cooling = ti_thermal_register_cpu_cooling,
> +		.unregister_cooling = ti_thermal_unregister_cpu_cooling,
> +		.slope = DRA752_GRADIENT_SLOPE,
> +		.constant = DRA752_GRADIENT_CONST,
> +		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
> +		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
> +		},
> +		{
> +		.registers = &dra752_gpu_temp_sensor_registers,
> +		.ts_data = &dra752_gpu_temp_sensor_data,
> +		.domain = "gpu",
> +		.slope = DRA752_GRADIENT_SLOPE,
> +		.constant = DRA752_GRADIENT_CONST,
> +		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
> +		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
> +		},
> +		{
> +		.registers = &dra752_core_temp_sensor_registers,
> +		.ts_data = &dra752_core_temp_sensor_data,
> +		.domain = "core",
> +		.slope = DRA752_GRADIENT_SLOPE,
> +		.constant = DRA752_GRADIENT_CONST,
> +		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
> +		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
> +		},
> +		{
> +		.registers = &dra752_dspeve_temp_sensor_registers,
> +		.ts_data = &dra752_dspeve_temp_sensor_data,
> +		.domain = "dspeve",
> +		.slope = DRA752_GRADIENT_SLOPE,
> +		.constant = DRA752_GRADIENT_CONST,
> +		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
> +		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
> +		},
> +		{
> +		.registers = &dra752_iva_temp_sensor_registers,
> +		.ts_data = &dra752_iva_temp_sensor_data,
> +		.domain = "iva",
> +		.slope = DRA752_GRADIENT_SLOPE,
> +		.constant = DRA752_GRADIENT_CONST,
> +		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
> +		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
> +		},
> +	},
> +	.sensor_count = 5,
> +};
> diff --git a/drivers/thermal/ti-soc-thermal/Kconfig b/drivers/thermal/ti-soc-thermal/Kconfig
> index e81375f..bd4c7be 100644
> --- a/drivers/thermal/ti-soc-thermal/Kconfig
> +++ b/drivers/thermal/ti-soc-thermal/Kconfig
> @@ -46,3 +46,15 @@ config OMAP5_THERMAL
>  
>  	  This includes alert interrupts generation and also the TSHUT
>  	  support.
> +
> +config DRA752_THERMAL
> +	bool "Texas Instruments DRA752 thermal support"
> +	depends on TI_SOC_THERMAL
> +	depends on SOC_DRA7XX
> +	help
> +	  If you say yes here you get thermal support for the Texas Instruments
> +	  DRA752 SoC family. The current chip supported are:
> +	   - DRA752
> +
> +	  This includes alert interrupts generation and also the TSHUT
> +	  support.
> diff --git a/drivers/thermal/ti-soc-thermal/Makefile b/drivers/thermal/ti-soc-thermal/Makefile
> index 0ca034f..1226b24 100644
> --- a/drivers/thermal/ti-soc-thermal/Makefile
> +++ b/drivers/thermal/ti-soc-thermal/Makefile
> @@ -1,5 +1,6 @@
>  obj-$(CONFIG_TI_SOC_THERMAL)		+= ti-soc-thermal.o
>  ti-soc-thermal-y			:= ti-bandgap.o
>  ti-soc-thermal-$(CONFIG_TI_THERMAL)	+= ti-thermal-common.o
> +ti-soc-thermal-$(CONFIG_DRA752_THERMAL)	+= dra752-thermal-data.o
>  ti-soc-thermal-$(CONFIG_OMAP4_THERMAL)	+= omap4-thermal-data.o
>  ti-soc-thermal-$(CONFIG_OMAP5_THERMAL)	+= omap5-thermal-data.o
> diff --git a/drivers/thermal/ti-soc-thermal/ti-thermal.h b/drivers/thermal/ti-soc-thermal/ti-thermal.h
> index 5055777..f8b7ffe 100644
> --- a/drivers/thermal/ti-soc-thermal/ti-thermal.h
> +++ b/drivers/thermal/ti-soc-thermal/ti-thermal.h
> @@ -38,6 +38,9 @@
>  #define OMAP_GRADIENT_SLOPE_5430_GPU				117
>  #define OMAP_GRADIENT_CONST_5430_GPU				-2992
>  
> +#define DRA752_GRADIENT_SLOPE					0
> +#define DRA752_GRADIENT_CONST					2000
> +
>  /* PCB sensor calculation constants */
>  #define OMAP_GRADIENT_SLOPE_W_PCB_4430				0
>  #define OMAP_GRADIENT_CONST_W_PCB_4430				20000
> @@ -51,6 +54,9 @@
>  #define OMAP_GRADIENT_SLOPE_W_PCB_5430_GPU			464
>  #define OMAP_GRADIENT_CONST_W_PCB_5430_GPU			-5102
>  
> +#define DRA752_GRADIENT_SLOPE_W_PCB				0
> +#define DRA752_GRADIENT_CONST_W_PCB				2000
> +
>  /* trip points of interest in milicelsius (at hotspot level) */
>  #define OMAP_TRIP_COLD						100000
>  #define OMAP_TRIP_HOT						110000
>

Patch

diff --git a/drivers/staging/ti-soc-thermal/dra752-bandgap.h b/drivers/staging/ti-soc-thermal/dra752-bandgap.h
new file mode 100644
index 0000000..6b0f2b1
--- /dev/null
+++ b/drivers/staging/ti-soc-thermal/dra752-bandgap.h
@@ -0,0 +1,280 @@ 
+/*
+ * DRA752 bandgap registers, bitfields and temperature definitions
+ *
+ * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
+ * Contact:
+ *   Eduardo Valentin <[e-mail]>
+ *   Tero Kristo <[e-mail]>
+ *
+ * This is an auto generated file.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but
+ * WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ * General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
+ * 02110-1301 USA
+ *
+ */
+#ifndef __DRA752_BANDGAP_H
+#define __DRA752_BANDGAP_H
+
+/**
+ * *** DRA752 ***
+ *
+ * Below, in sequence, are the Register definitions,
+ * the bitfields and the temperature definitions for DRA752.
+ */
+
+/**
+ * DRA752 register definitions
+ *
+ * Registers are defined as offsets. The offsets are
+ * relative to FUSE_OPP_BGAP_GPU on DRA752.
+ * DRA752_BANDGAP_BASE		0x4a0021e0
+ *
+ * Register below are grouped by domain (not necessarily in offset order)
+ */
+
+
+/* DRA752.common register offsets */
+#define DRA752_BANDGAP_CTRL_1_OFFSET		0x1a0
+#define DRA752_BANDGAP_STATUS_1_OFFSET		0x1c8
+#define DRA752_BANDGAP_CTRL_2_OFFSET		0x39c
+#define DRA752_BANDGAP_STATUS_2_OFFSET		0x3b8
+
+/* DRA752.core register offsets */
+#define DRA752_STD_FUSE_OPP_BGAP_CORE_OFFSET		0x8
+#define DRA752_TEMP_SENSOR_CORE_OFFSET			0x154
+#define DRA752_BANDGAP_THRESHOLD_CORE_OFFSET		0x1ac
+#define DRA752_BANDGAP_TSHUT_CORE_OFFSET		0x1b8
+#define DRA752_BANDGAP_CUMUL_DTEMP_CORE_OFFSET		0x1c4
+#define DRA752_DTEMP_CORE_0_OFFSET			0x208
+#define DRA752_DTEMP_CORE_1_OFFSET			0x20c
+#define DRA752_DTEMP_CORE_2_OFFSET			0x210
+#define DRA752_DTEMP_CORE_3_OFFSET			0x214
+#define DRA752_DTEMP_CORE_4_OFFSET			0x218
+
+/* DRA752.iva register offsets */
+#define DRA752_STD_FUSE_OPP_BGAP_IVA_OFFSET		0x388
+#define DRA752_TEMP_SENSOR_IVA_OFFSET			0x398
+#define DRA752_BANDGAP_THRESHOLD_IVA_OFFSET		0x3a4
+#define DRA752_BANDGAP_TSHUT_IVA_OFFSET			0x3ac
+#define DRA752_BANDGAP_CUMUL_DTEMP_IVA_OFFSET		0x3b4
+#define DRA752_DTEMP_IVA_0_OFFSET			0x3d0
+#define DRA752_DTEMP_IVA_1_OFFSET			0x3d4
+#define DRA752_DTEMP_IVA_2_OFFSET			0x3d8
+#define DRA752_DTEMP_IVA_3_OFFSET			0x3dc
+#define DRA752_DTEMP_IVA_4_OFFSET			0x3e0
+
+/* DRA752.mpu register offsets */
+#define DRA752_STD_FUSE_OPP_BGAP_MPU_OFFSET		0x4
+#define DRA752_TEMP_SENSOR_MPU_OFFSET			0x14c
+#define DRA752_BANDGAP_THRESHOLD_MPU_OFFSET		0x1a4
+#define DRA752_BANDGAP_TSHUT_MPU_OFFSET			0x1b0
+#define DRA752_BANDGAP_CUMUL_DTEMP_MPU_OFFSET		0x1bc
+#define DRA752_DTEMP_MPU_0_OFFSET			0x1e0
+#define DRA752_DTEMP_MPU_1_OFFSET			0x1e4
+#define DRA752_DTEMP_MPU_2_OFFSET			0x1e8
+#define DRA752_DTEMP_MPU_3_OFFSET			0x1ec
+#define DRA752_DTEMP_MPU_4_OFFSET			0x1f0
+
+/* DRA752.dspeve register offsets */
+#define DRA752_STD_FUSE_OPP_BGAP_DSPEVE_OFFSET			0x384
+#define DRA752_TEMP_SENSOR_DSPEVE_OFFSET			0x394
+#define DRA752_BANDGAP_THRESHOLD_DSPEVE_OFFSET			0x3a0
+#define DRA752_BANDGAP_TSHUT_DSPEVE_OFFSET			0x3a8
+#define DRA752_BANDGAP_CUMUL_DTEMP_DSPEVE_OFFSET		0x3b0
+#define DRA752_DTEMP_DSPEVE_0_OFFSET				0x3bc
+#define DRA752_DTEMP_DSPEVE_1_OFFSET				0x3c0
+#define DRA752_DTEMP_DSPEVE_2_OFFSET				0x3c4
+#define DRA752_DTEMP_DSPEVE_3_OFFSET				0x3c8
+#define DRA752_DTEMP_DSPEVE_4_OFFSET				0x3cc
+
+/* DRA752.gpu register offsets */
+#define DRA752_STD_FUSE_OPP_BGAP_GPU_OFFSET		0x0
+#define DRA752_TEMP_SENSOR_GPU_OFFSET			0x150
+#define DRA752_BANDGAP_THRESHOLD_GPU_OFFSET		0x1a8
+#define DRA752_BANDGAP_TSHUT_GPU_OFFSET			0x1b4
+#define DRA752_BANDGAP_CUMUL_DTEMP_GPU_OFFSET		0x1c0
+#define DRA752_DTEMP_GPU_0_OFFSET			0x1f4
+#define DRA752_DTEMP_GPU_1_OFFSET			0x1f8
+#define DRA752_DTEMP_GPU_2_OFFSET			0x1fc
+#define DRA752_DTEMP_GPU_3_OFFSET			0x200
+#define DRA752_DTEMP_GPU_4_OFFSET			0x204
+
+/**
+ * Register bitfields for DRA752
+ *
+ * All the macros bellow define the required bits for
+ * controlling temperature on DRA752. Bit defines are
+ * grouped by register.
+ */
+
+/* DRA752.BANDGAP_STATUS_1 */
+#define DRA752_BANDGAP_STATUS_1_ALERT_MASK		BIT(31)
+#define DRA752_BANDGAP_STATUS_1_HOT_CORE_MASK		BIT(5)
+#define DRA752_BANDGAP_STATUS_1_COLD_CORE_MASK		BIT(4)
+#define DRA752_BANDGAP_STATUS_1_HOT_GPU_MASK		BIT(3)
+#define DRA752_BANDGAP_STATUS_1_COLD_GPU_MASK		BIT(2)
+#define DRA752_BANDGAP_STATUS_1_HOT_MPU_MASK		BIT(1)
+#define DRA752_BANDGAP_STATUS_1_COLD_MPU_MASK		BIT(0)
+
+/* DRA752.BANDGAP_CTRL_2 */
+#define DRA752_BANDGAP_CTRL_2_FREEZE_IVA_MASK			BIT(22)
+#define DRA752_BANDGAP_CTRL_2_FREEZE_DSPEVE_MASK		BIT(21)
+#define DRA752_BANDGAP_CTRL_2_CLEAR_IVA_MASK			BIT(19)
+#define DRA752_BANDGAP_CTRL_2_CLEAR_DSPEVE_MASK			BIT(18)
+#define DRA752_BANDGAP_CTRL_2_CLEAR_ACCUM_IVA_MASK		BIT(16)
+#define DRA752_BANDGAP_CTRL_2_CLEAR_ACCUM_DSPEVE_MASK		BIT(15)
+#define DRA752_BANDGAP_CTRL_2_MASK_HOT_IVA_MASK			BIT(3)
+#define DRA752_BANDGAP_CTRL_2_MASK_COLD_IVA_MASK		BIT(2)
+#define DRA752_BANDGAP_CTRL_2_MASK_HOT_DSPEVE_MASK		BIT(1)
+#define DRA752_BANDGAP_CTRL_2_MASK_COLD_DSPEVE_MASK		BIT(0)
+
+/* DRA752.BANDGAP_STATUS_2 */
+#define DRA752_BANDGAP_STATUS_2_HOT_IVA_MASK			BIT(3)
+#define DRA752_BANDGAP_STATUS_2_COLD_IVA_MASK			BIT(2)
+#define DRA752_BANDGAP_STATUS_2_HOT_DSPEVE_MASK			BIT(1)
+#define DRA752_BANDGAP_STATUS_2_COLD_DSPEVE_MASK		BIT(0)
+
+/* DRA752.BANDGAP_CTRL_1 */
+#define DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK			(0x3 << 30)
+#define DRA752_BANDGAP_CTRL_1_COUNTER_DELAY_MASK		(0x7 << 27)
+#define DRA752_BANDGAP_CTRL_1_FREEZE_CORE_MASK			BIT(23)
+#define DRA752_BANDGAP_CTRL_1_FREEZE_GPU_MASK			BIT(22)
+#define DRA752_BANDGAP_CTRL_1_FREEZE_MPU_MASK			BIT(21)
+#define DRA752_BANDGAP_CTRL_1_CLEAR_CORE_MASK			BIT(20)
+#define DRA752_BANDGAP_CTRL_1_CLEAR_GPU_MASK			BIT(19)
+#define DRA752_BANDGAP_CTRL_1_CLEAR_MPU_MASK			BIT(18)
+#define DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_CORE_MASK		BIT(17)
+#define DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_GPU_MASK		BIT(16)
+#define DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_MPU_MASK		BIT(15)
+#define DRA752_BANDGAP_CTRL_1_MASK_HOT_CORE_MASK		BIT(5)
+#define DRA752_BANDGAP_CTRL_1_MASK_COLD_CORE_MASK		BIT(4)
+#define DRA752_BANDGAP_CTRL_1_MASK_HOT_GPU_MASK			BIT(3)
+#define DRA752_BANDGAP_CTRL_1_MASK_COLD_GPU_MASK		BIT(2)
+#define DRA752_BANDGAP_CTRL_1_MASK_HOT_MPU_MASK			BIT(1)
+#define DRA752_BANDGAP_CTRL_1_MASK_COLD_MPU_MASK		BIT(0)
+
+/* DRA752.TEMP_SENSOR */
+#define DRA752_TEMP_SENSOR_TMPSOFF_MASK		BIT(11)
+#define DRA752_TEMP_SENSOR_EOCZ_MASK		BIT(10)
+#define DRA752_TEMP_SENSOR_DTEMP_MASK		(0x3ff << 0)
+
+/* DRA752.BANDGAP_THRESHOLD */
+#define DRA752_BANDGAP_THRESHOLD_HOT_MASK		(0x3ff << 16)
+#define DRA752_BANDGAP_THRESHOLD_COLD_MASK		(0x3ff << 0)
+
+/* DRA752.TSHUT_THRESHOLD */
+#define DRA752_TSHUT_THRESHOLD_MUXCTRL_MASK		BIT(31)
+#define DRA752_TSHUT_THRESHOLD_HOT_MASK			(0x3ff << 16)
+#define DRA752_TSHUT_THRESHOLD_COLD_MASK		(0x3ff << 0)
+
+/* DRA752.BANDGAP_CUMUL_DTEMP_CORE */
+#define DRA752_BANDGAP_CUMUL_DTEMP_CORE_MASK		(0xffffffff << 0)
+
+/* DRA752.BANDGAP_CUMUL_DTEMP_IVA */
+#define DRA752_BANDGAP_CUMUL_DTEMP_IVA_MASK		(0xffffffff << 0)
+
+/* DRA752.BANDGAP_CUMUL_DTEMP_MPU */
+#define DRA752_BANDGAP_CUMUL_DTEMP_MPU_MASK		(0xffffffff << 0)
+
+/* DRA752.BANDGAP_CUMUL_DTEMP_DSPEVE */
+#define DRA752_BANDGAP_CUMUL_DTEMP_DSPEVE_MASK		(0xffffffff << 0)
+
+/* DRA752.BANDGAP_CUMUL_DTEMP_GPU */
+#define DRA752_BANDGAP_CUMUL_DTEMP_GPU_MASK		(0xffffffff << 0)
+
+/**
+ * Temperature limits and thresholds for DRA752
+ *
+ * All the macros bellow are definitions for handling the
+ * ADC conversions and representation of temperature limits
+ * and thresholds for DRA752. Definitions are grouped
+ * by temperature domain.
+ */
+
+/* DRA752.common temperature definitions */
+/* ADC conversion table limits */
+#define DRA752_ADC_START_VALUE		540
+#define DRA752_ADC_END_VALUE		945
+
+/* DRA752.GPU temperature definitions */
+/* bandgap clock limits */
+#define DRA752_GPU_MAX_FREQ				1500000
+#define DRA752_GPU_MIN_FREQ				1000000
+/* sensor limits */
+#define DRA752_GPU_MIN_TEMP				-40000
+#define DRA752_GPU_MAX_TEMP				125000
+#define DRA752_GPU_HYST_VAL				5000
+/* interrupts thresholds */
+#define DRA752_GPU_TSHUT_HOT				915
+#define DRA752_GPU_TSHUT_COLD				900
+#define DRA752_GPU_T_HOT				800
+#define DRA752_GPU_T_COLD				795
+
+/* DRA752.MPU temperature definitions */
+/* bandgap clock limits */
+#define DRA752_MPU_MAX_FREQ				1500000
+#define DRA752_MPU_MIN_FREQ				1000000
+/* sensor limits */
+#define DRA752_MPU_MIN_TEMP				-40000
+#define DRA752_MPU_MAX_TEMP				125000
+#define DRA752_MPU_HYST_VAL				5000
+/* interrupts thresholds */
+#define DRA752_MPU_TSHUT_HOT				915
+#define DRA752_MPU_TSHUT_COLD				900
+#define DRA752_MPU_T_HOT				800
+#define DRA752_MPU_T_COLD				795
+
+/* DRA752.CORE temperature definitions */
+/* bandgap clock limits */
+#define DRA752_CORE_MAX_FREQ				1500000
+#define DRA752_CORE_MIN_FREQ				1000000
+/* sensor limits */
+#define DRA752_CORE_MIN_TEMP				-40000
+#define DRA752_CORE_MAX_TEMP				125000
+#define DRA752_CORE_HYST_VAL				5000
+/* interrupts thresholds */
+#define DRA752_CORE_TSHUT_HOT				915
+#define DRA752_CORE_TSHUT_COLD				900
+#define DRA752_CORE_T_HOT				800
+#define DRA752_CORE_T_COLD				795
+
+/* DRA752.DSPEVE temperature definitions */
+/* bandgap clock limits */
+#define DRA752_DSPEVE_MAX_FREQ				1500000
+#define DRA752_DSPEVE_MIN_FREQ				1000000
+/* sensor limits */
+#define DRA752_DSPEVE_MIN_TEMP				-40000
+#define DRA752_DSPEVE_MAX_TEMP				125000
+#define DRA752_DSPEVE_HYST_VAL				5000
+/* interrupts thresholds */
+#define DRA752_DSPEVE_TSHUT_HOT				915
+#define DRA752_DSPEVE_TSHUT_COLD			900
+#define DRA752_DSPEVE_T_HOT				800
+#define DRA752_DSPEVE_T_COLD				795
+
+/* DRA752.IVA temperature definitions */
+/* bandgap clock limits */
+#define DRA752_IVA_MAX_FREQ				1500000
+#define DRA752_IVA_MIN_FREQ				1000000
+/* sensor limits */
+#define DRA752_IVA_MIN_TEMP				-40000
+#define DRA752_IVA_MAX_TEMP				125000
+#define DRA752_IVA_HYST_VAL				5000
+/* interrupts thresholds */
+#define DRA752_IVA_TSHUT_HOT				915
+#define DRA752_IVA_TSHUT_COLD				900
+#define DRA752_IVA_T_HOT				800
+#define DRA752_IVA_T_COLD				795
+
+#endif /* __DRA752_BANDGAP_H */
diff --git a/drivers/staging/ti-soc-thermal/dra752-thermal-data.c b/drivers/staging/ti-soc-thermal/dra752-thermal-data.c
new file mode 100644
index 0000000..e5d8326
--- /dev/null
+++ b/drivers/staging/ti-soc-thermal/dra752-thermal-data.c
@@ -0,0 +1,476 @@ 
+/*
+ * DRA752 thermal data.
+ *
+ * Copyright (C) 2013 Texas Instruments Inc.
+ * Contact:
+ *	Eduardo Valentin <[e-mail]>
+ *	Tero Kristo <[e-mail]>
+ *
+ * This file is partially autogenerated.
+ *
+ * This software is licensed under the terms of the GNU General Public
+ * License version 2, as published by the Free Software Foundation, and
+ * may be copied, distributed, and modified under those terms.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ */
+
+#include "ti-thermal.h"
+#include "ti-bandgap.h"
+#include "dra752-bandgap.h"
+
+/*
+ * DRA752 has five instances of thermal sensor: MPU, GPU, CORE,
+ * IVA and DSPEVE need to describe the individual registers and
+ * bit fields.
+ */
+
+/*
+ * DRA752 CORE thermal sensor register offsets and bit-fields
+ */
+static struct temp_sensor_registers
+dra752_core_temp_sensor_registers = {
+	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_CORE_OFFSET,
+	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
+	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
+	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
+	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_1_OFFSET,
+	.mask_hot_mask = DRA752_BANDGAP_CTRL_1_MASK_HOT_CORE_MASK,
+	.mask_cold_mask = DRA752_BANDGAP_CTRL_1_MASK_COLD_CORE_MASK,
+	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
+	.mask_freeze_mask = DRA752_BANDGAP_CTRL_1_FREEZE_CORE_MASK,
+	.mask_clear_mask = DRA752_BANDGAP_CTRL_1_CLEAR_CORE_MASK,
+	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_CORE_MASK,
+	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_CORE_OFFSET,
+	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
+	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
+	.tshut_threshold = DRA752_BANDGAP_TSHUT_CORE_OFFSET,
+	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
+	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
+	.bgap_status = DRA752_BANDGAP_STATUS_1_OFFSET,
+	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
+	.status_hot_mask = DRA752_BANDGAP_STATUS_1_HOT_CORE_MASK,
+	.status_cold_mask = DRA752_BANDGAP_STATUS_1_COLD_CORE_MASK,
+	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_CORE_OFFSET,
+	.ctrl_dtemp_0 = DRA752_DTEMP_CORE_0_OFFSET,
+	.ctrl_dtemp_1 = DRA752_DTEMP_CORE_1_OFFSET,
+	.ctrl_dtemp_2 = DRA752_DTEMP_CORE_2_OFFSET,
+	.ctrl_dtemp_3 = DRA752_DTEMP_CORE_3_OFFSET,
+	.ctrl_dtemp_4 = DRA752_DTEMP_CORE_4_OFFSET,
+	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_CORE_OFFSET,
+};
+
+/*
+ * DRA752 IVA thermal sensor register offsets and bit-fields
+ */
+static struct temp_sensor_registers
+dra752_iva_temp_sensor_registers = {
+	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_IVA_OFFSET,
+	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
+	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
+	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
+	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_2_OFFSET,
+	.mask_hot_mask = DRA752_BANDGAP_CTRL_2_MASK_HOT_IVA_MASK,
+	.mask_cold_mask = DRA752_BANDGAP_CTRL_2_MASK_COLD_IVA_MASK,
+	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
+	.mask_freeze_mask = DRA752_BANDGAP_CTRL_2_FREEZE_IVA_MASK,
+	.mask_clear_mask = DRA752_BANDGAP_CTRL_2_CLEAR_IVA_MASK,
+	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_2_CLEAR_ACCUM_IVA_MASK,
+	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_IVA_OFFSET,
+	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
+	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
+	.tshut_threshold = DRA752_BANDGAP_TSHUT_IVA_OFFSET,
+	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
+	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
+	.bgap_status = DRA752_BANDGAP_STATUS_2_OFFSET,
+	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
+	.status_hot_mask = DRA752_BANDGAP_STATUS_2_HOT_IVA_MASK,
+	.status_cold_mask = DRA752_BANDGAP_STATUS_2_COLD_IVA_MASK,
+	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_IVA_OFFSET,
+	.ctrl_dtemp_0 = DRA752_DTEMP_IVA_0_OFFSET,
+	.ctrl_dtemp_1 = DRA752_DTEMP_IVA_1_OFFSET,
+	.ctrl_dtemp_2 = DRA752_DTEMP_IVA_2_OFFSET,
+	.ctrl_dtemp_3 = DRA752_DTEMP_IVA_3_OFFSET,
+	.ctrl_dtemp_4 = DRA752_DTEMP_IVA_4_OFFSET,
+	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_IVA_OFFSET,
+};
+
+/*
+ * DRA752 MPU thermal sensor register offsets and bit-fields
+ */
+static struct temp_sensor_registers
+dra752_mpu_temp_sensor_registers = {
+	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_MPU_OFFSET,
+	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
+	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
+	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
+	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_1_OFFSET,
+	.mask_hot_mask = DRA752_BANDGAP_CTRL_1_MASK_HOT_MPU_MASK,
+	.mask_cold_mask = DRA752_BANDGAP_CTRL_1_MASK_COLD_MPU_MASK,
+	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
+	.mask_freeze_mask = DRA752_BANDGAP_CTRL_1_FREEZE_MPU_MASK,
+	.mask_clear_mask = DRA752_BANDGAP_CTRL_1_CLEAR_MPU_MASK,
+	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_MPU_MASK,
+	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_MPU_OFFSET,
+	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
+	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
+	.tshut_threshold = DRA752_BANDGAP_TSHUT_MPU_OFFSET,
+	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
+	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
+	.bgap_status = DRA752_BANDGAP_STATUS_1_OFFSET,
+	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
+	.status_hot_mask = DRA752_BANDGAP_STATUS_1_HOT_MPU_MASK,
+	.status_cold_mask = DRA752_BANDGAP_STATUS_1_COLD_MPU_MASK,
+	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_MPU_OFFSET,
+	.ctrl_dtemp_0 = DRA752_DTEMP_MPU_0_OFFSET,
+	.ctrl_dtemp_1 = DRA752_DTEMP_MPU_1_OFFSET,
+	.ctrl_dtemp_2 = DRA752_DTEMP_MPU_2_OFFSET,
+	.ctrl_dtemp_3 = DRA752_DTEMP_MPU_3_OFFSET,
+	.ctrl_dtemp_4 = DRA752_DTEMP_MPU_4_OFFSET,
+	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_MPU_OFFSET,
+};
+
+/*
+ * DRA752 DSPEVE thermal sensor register offsets and bit-fields
+ */
+static struct temp_sensor_registers
+dra752_dspeve_temp_sensor_registers = {
+	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_DSPEVE_OFFSET,
+	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
+	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
+	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
+	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_2_OFFSET,
+	.mask_hot_mask = DRA752_BANDGAP_CTRL_2_MASK_HOT_DSPEVE_MASK,
+	.mask_cold_mask = DRA752_BANDGAP_CTRL_2_MASK_COLD_DSPEVE_MASK,
+	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
+	.mask_freeze_mask = DRA752_BANDGAP_CTRL_2_FREEZE_DSPEVE_MASK,
+	.mask_clear_mask = DRA752_BANDGAP_CTRL_2_CLEAR_DSPEVE_MASK,
+	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_2_CLEAR_ACCUM_DSPEVE_MASK,
+	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_DSPEVE_OFFSET,
+	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
+	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
+	.tshut_threshold = DRA752_BANDGAP_TSHUT_DSPEVE_OFFSET,
+	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
+	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
+	.bgap_status = DRA752_BANDGAP_STATUS_2_OFFSET,
+	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
+	.status_hot_mask = DRA752_BANDGAP_STATUS_2_HOT_DSPEVE_MASK,
+	.status_cold_mask = DRA752_BANDGAP_STATUS_2_COLD_DSPEVE_MASK,
+	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_DSPEVE_OFFSET,
+	.ctrl_dtemp_0 = DRA752_DTEMP_DSPEVE_0_OFFSET,
+	.ctrl_dtemp_1 = DRA752_DTEMP_DSPEVE_1_OFFSET,
+	.ctrl_dtemp_2 = DRA752_DTEMP_DSPEVE_2_OFFSET,
+	.ctrl_dtemp_3 = DRA752_DTEMP_DSPEVE_3_OFFSET,
+	.ctrl_dtemp_4 = DRA752_DTEMP_DSPEVE_4_OFFSET,
+	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_DSPEVE_OFFSET,
+};
+
+/*
+ * DRA752 GPU thermal sensor register offsets and bit-fields
+ */
+static struct temp_sensor_registers
+dra752_gpu_temp_sensor_registers = {
+	.temp_sensor_ctrl = DRA752_TEMP_SENSOR_GPU_OFFSET,
+	.bgap_tempsoff_mask = DRA752_TEMP_SENSOR_TMPSOFF_MASK,
+	.bgap_eocz_mask = DRA752_TEMP_SENSOR_EOCZ_MASK,
+	.bgap_dtemp_mask = DRA752_TEMP_SENSOR_DTEMP_MASK,
+	.bgap_mask_ctrl = DRA752_BANDGAP_CTRL_1_OFFSET,
+	.mask_hot_mask = DRA752_BANDGAP_CTRL_1_MASK_HOT_GPU_MASK,
+	.mask_cold_mask = DRA752_BANDGAP_CTRL_1_MASK_COLD_GPU_MASK,
+	.mask_sidlemode_mask = DRA752_BANDGAP_CTRL_1_SIDLEMODE_MASK,
+	.mask_freeze_mask = DRA752_BANDGAP_CTRL_1_FREEZE_GPU_MASK,
+	.mask_clear_mask = DRA752_BANDGAP_CTRL_1_CLEAR_GPU_MASK,
+	.mask_clear_accum_mask = DRA752_BANDGAP_CTRL_1_CLEAR_ACCUM_GPU_MASK,
+	.bgap_threshold = DRA752_BANDGAP_THRESHOLD_GPU_OFFSET,
+	.threshold_thot_mask = DRA752_BANDGAP_THRESHOLD_HOT_MASK,
+	.threshold_tcold_mask = DRA752_BANDGAP_THRESHOLD_COLD_MASK,
+	.tshut_threshold = DRA752_BANDGAP_TSHUT_GPU_OFFSET,
+	.tshut_hot_mask = DRA752_TSHUT_THRESHOLD_HOT_MASK,
+	.tshut_cold_mask = DRA752_TSHUT_THRESHOLD_COLD_MASK,
+	.bgap_status = DRA752_BANDGAP_STATUS_1_OFFSET,
+	.status_bgap_alert_mask = DRA752_BANDGAP_STATUS_1_ALERT_MASK,
+	.status_hot_mask = DRA752_BANDGAP_STATUS_1_HOT_GPU_MASK,
+	.status_cold_mask = DRA752_BANDGAP_STATUS_1_COLD_GPU_MASK,
+	.bgap_cumul_dtemp = DRA752_BANDGAP_CUMUL_DTEMP_GPU_OFFSET,
+	.ctrl_dtemp_0 = DRA752_DTEMP_GPU_0_OFFSET,
+	.ctrl_dtemp_1 = DRA752_DTEMP_GPU_1_OFFSET,
+	.ctrl_dtemp_2 = DRA752_DTEMP_GPU_2_OFFSET,
+	.ctrl_dtemp_3 = DRA752_DTEMP_GPU_3_OFFSET,
+	.ctrl_dtemp_4 = DRA752_DTEMP_GPU_4_OFFSET,
+	.bgap_efuse = DRA752_STD_FUSE_OPP_BGAP_GPU_OFFSET,
+};
+
+/* Thresholds and limits for DRA752 MPU temperature sensor */
+static struct temp_sensor_data dra752_mpu_temp_sensor_data = {
+	.tshut_hot = DRA752_MPU_TSHUT_HOT,
+	.tshut_cold = DRA752_MPU_TSHUT_COLD,
+	.t_hot = DRA752_MPU_T_HOT,
+	.t_cold = DRA752_MPU_T_COLD,
+	.min_freq = DRA752_MPU_MIN_FREQ,
+	.max_freq = DRA752_MPU_MAX_FREQ,
+	.max_temp = DRA752_MPU_MAX_TEMP,
+	.min_temp = DRA752_MPU_MIN_TEMP,
+	.hyst_val = DRA752_MPU_HYST_VAL,
+	.update_int1 = 1000,
+	.update_int2 = 2000,
+};
+
+/* Thresholds and limits for DRA752 GPU temperature sensor */
+static struct temp_sensor_data dra752_gpu_temp_sensor_data = {
+	.tshut_hot = DRA752_GPU_TSHUT_HOT,
+	.tshut_cold = DRA752_GPU_TSHUT_COLD,
+	.t_hot = DRA752_GPU_T_HOT,
+	.t_cold = DRA752_GPU_T_COLD,
+	.min_freq = DRA752_GPU_MIN_FREQ,
+	.max_freq = DRA752_GPU_MAX_FREQ,
+	.max_temp = DRA752_GPU_MAX_TEMP,
+	.min_temp = DRA752_GPU_MIN_TEMP,
+	.hyst_val = DRA752_GPU_HYST_VAL,
+	.update_int1 = 1000,
+	.update_int2 = 2000,
+};
+
+/* Thresholds and limits for DRA752 CORE temperature sensor */
+static struct temp_sensor_data dra752_core_temp_sensor_data = {
+	.tshut_hot = DRA752_CORE_TSHUT_HOT,
+	.tshut_cold = DRA752_CORE_TSHUT_COLD,
+	.t_hot = DRA752_CORE_T_HOT,
+	.t_cold = DRA752_CORE_T_COLD,
+	.min_freq = DRA752_CORE_MIN_FREQ,
+	.max_freq = DRA752_CORE_MAX_FREQ,
+	.max_temp = DRA752_CORE_MAX_TEMP,
+	.min_temp = DRA752_CORE_MIN_TEMP,
+	.hyst_val = DRA752_CORE_HYST_VAL,
+	.update_int1 = 1000,
+	.update_int2 = 2000,
+};
+
+/* Thresholds and limits for DRA752 DSPEVE temperature sensor */
+static struct temp_sensor_data dra752_dspeve_temp_sensor_data = {
+	.tshut_hot = DRA752_DSPEVE_TSHUT_HOT,
+	.tshut_cold = DRA752_DSPEVE_TSHUT_COLD,
+	.t_hot = DRA752_DSPEVE_T_HOT,
+	.t_cold = DRA752_DSPEVE_T_COLD,
+	.min_freq = DRA752_DSPEVE_MIN_FREQ,
+	.max_freq = DRA752_DSPEVE_MAX_FREQ,
+	.max_temp = DRA752_DSPEVE_MAX_TEMP,
+	.min_temp = DRA752_DSPEVE_MIN_TEMP,
+	.hyst_val = DRA752_DSPEVE_HYST_VAL,
+	.update_int1 = 1000,
+	.update_int2 = 2000,
+};
+
+/* Thresholds and limits for DRA752 IVA temperature sensor */
+static struct temp_sensor_data dra752_iva_temp_sensor_data = {
+	.tshut_hot = DRA752_IVA_TSHUT_HOT,
+	.tshut_cold = DRA752_IVA_TSHUT_COLD,
+	.t_hot = DRA752_IVA_T_HOT,
+	.t_cold = DRA752_IVA_T_COLD,
+	.min_freq = DRA752_IVA_MIN_FREQ,
+	.max_freq = DRA752_IVA_MAX_FREQ,
+	.max_temp = DRA752_IVA_MAX_TEMP,
+	.min_temp = DRA752_IVA_MIN_TEMP,
+	.hyst_val = DRA752_IVA_HYST_VAL,
+	.update_int1 = 1000,
+	.update_int2 = 2000,
+};
+
+/*
+ * DRA752 : Temperature values in milli degree celsius
+ * ADC code values from 540 to 945
+ */
+static
+int dra752_adc_to_temp[DRA752_ADC_END_VALUE - DRA752_ADC_START_VALUE + 1] = {
+	/* Index 540 - 549 */
+	-40000, -40000, -40000, -40000, -39800, -39400, -39000, -38600, -38200,
+	-37800,
+	/* Index 550 - 559 */
+	-37400, -37000, -36600, -36200, -35800, -35300, -34700, -34200, -33800,
+	-33400,
+	/* Index 560 - 569 */
+	-33000, -32600, -32200, -31800, -31400, -31000, -30600, -30200, -29800,
+	-29400,
+	/* Index 570 - 579 */
+	-29000, -28600, -28200, -27700, -27100, -26600, -26200, -25800, -25400,
+	-25000,
+	/* Index 580 - 589 */
+	-24600, -24200, -23800, -23400, -23000, -22600, -22200, -21800, -21400,
+	-21000,
+	/* Index 590 - 599 */
+	-20500, -19900, -19400, -19000, -18600, -18200, -17800, -17400, -17000,
+	-16600,
+	/* Index 600 - 609 */
+	-16200, -15800, -15400, -15000, -14600, -14200, -13800, -13400, -13000,
+	-12500,
+	/* Index 610 - 619 */
+	-11900, -11400, -11000, -10600, -10200, -9800, -9400, -9000, -8600,
+	-8200,
+	/* Index 620 - 629 */
+	-7800, -7400, -7000, -6600, -6200, -5800, -5400, -5000, -4500,
+	-3900,
+	/* Index 630 - 639 */
+	-3400, -3000, -2600, -2200, -1800, -1400, -1000, -600, -200,
+	200,
+	/* Index 640 - 649 */
+	600, 1000, 1400, 1800, 2200, 2600, 3000, 3400, 3900,
+	4500,
+	/* Index 650 - 659 */
+	5000, 5400, 5800, 6200, 6600, 7000, 7400, 7800, 8200,
+	8600,
+	/* Index 660 - 669 */
+	9000, 9400, 9800, 10200, 10600, 11000, 11400, 11800, 12200,
+	12700,
+	/* Index 670 - 679 */
+	13300, 13800, 14200, 14600, 15000, 15400, 15800, 16200, 16600,
+	17000,
+	/* Index 680 - 689 */
+	17400, 17800, 18200, 18600, 19000, 19400, 19800, 20200, 20600,
+	21000,
+	/* Index 690 - 699 */
+	21400, 21900, 22500, 23000, 23400, 23800, 24200, 24600, 25000,
+	25400,
+	/* Index 700 - 709 */
+	25800, 26200, 26600, 27000, 27400, 27800, 28200, 28600, 29000,
+	29400,
+	/* Index 710 - 719 */
+	29800, 30200, 30600, 31000, 31400, 31900, 32500, 33000, 33400,
+	33800,
+	/* Index 720 - 729 */
+	34200, 34600, 35000, 35400, 35800, 36200, 36600, 37000, 37400,
+	37800,
+	/* Index 730 - 739 */
+	38200, 38600, 39000, 39400, 39800, 40200, 40600, 41000, 41400,
+	41800,
+	/* Index 740 - 749 */
+	42200, 42600, 43100, 43700, 44200, 44600, 45000, 45400, 45800,
+	46200,
+	/* Index 750 - 759 */
+	46600, 47000, 47400, 47800, 48200, 48600, 49000, 49400, 49800,
+	50200,
+	/* Index 760 - 769 */
+	50600, 51000, 51400, 51800, 52200, 52600, 53000, 53400, 53800,
+	54200,
+	/* Index 770 - 779 */
+	54600, 55000, 55400, 55900, 56500, 57000, 57400, 57800, 58200,
+	58600,
+	/* Index 780 - 789 */
+	59000, 59400, 59800, 60200, 60600, 61000, 61400, 61800, 62200,
+	62600,
+	/* Index 790 - 799 */
+	63000, 63400, 63800, 64200, 64600, 65000, 65400, 65800, 66200,
+	66600,
+	/* Index 800 - 809 */
+	67000, 67400, 67800, 68200, 68600, 69000, 69400, 69800, 70200,
+	70600,
+	/* Index 810 - 819 */
+	71000, 71500, 72100, 72600, 73000, 73400, 73800, 74200, 74600,
+	75000,
+	/* Index 820 - 829 */
+	75400, 75800, 76200, 76600, 77000, 77400, 77800, 78200, 78600,
+	79000,
+	/* Index 830 - 839 */
+	79400, 79800, 80200, 80600, 81000, 81400, 81800, 82200, 82600,
+	83000,
+	/* Index 840 - 849 */
+	83400, 83800, 84200, 84600, 85000, 85400, 85800, 86200, 86600,
+	87000,
+	/* Index 850 - 859 */
+	87400, 87800, 88200, 88600, 89000, 89400, 89800, 90200, 90600,
+	91000,
+	/* Index 860 - 869 */
+	91400, 91800, 92200, 92600, 93000, 93400, 93800, 94200, 94600,
+	95000,
+	/* Index 870 - 879 */
+	95400, 95800, 96200, 96600, 97000, 97500, 98100, 98600, 99000,
+	99400,
+	/* Index 880 - 889 */
+	99800, 100200, 100600, 101000, 101400, 101800, 102200, 102600, 103000,
+	103400,
+	/* Index 890 - 899 */
+	103800, 104200, 104600, 105000, 105400, 105800, 106200, 106600, 107000,
+	107400,
+	/* Index 900 - 909 */
+	107800, 108200, 108600, 109000, 109400, 109800, 110200, 110600, 111000,
+	111400,
+	/* Index 910 - 919 */
+	111800, 112200, 112600, 113000, 113400, 113800, 114200, 114600, 115000,
+	115400,
+	/* Index 920 - 929 */
+	115800, 116200, 116600, 117000, 117400, 117800, 118200, 118600, 119000,
+	119400,
+	/* Index 930 - 939 */
+	119800, 120200, 120600, 121000, 121400, 121800, 122200, 122600, 123000,
+	123400,
+	/* Index 940 - 945 */
+	123800, 124200, 124600, 124900, 125000, 125000,
+};
+
+/* DRA752 data */
+const struct ti_bandgap_data dra752_data = {
+	.features = TI_BANDGAP_FEATURE_TSHUT_CONFIG |
+			TI_BANDGAP_FEATURE_FREEZE_BIT |
+			TI_BANDGAP_FEATURE_TALERT |
+			TI_BANDGAP_FEATURE_COUNTER_DELAY |
+			TI_BANDGAP_FEATURE_HISTORY_BUFFER,
+	.fclock_name = "l3instr_ts_gclk_div",
+	.div_ck_name = "l3instr_ts_gclk_div",
+	.conv_table = dra752_adc_to_temp,
+	.adc_start_val = DRA752_ADC_START_VALUE,
+	.adc_end_val = DRA752_ADC_END_VALUE,
+	.expose_sensor = ti_thermal_expose_sensor,
+	.remove_sensor = ti_thermal_remove_sensor,
+	.sensors = {
+		{
+		.registers = &dra752_mpu_temp_sensor_registers,
+		.ts_data = &dra752_mpu_temp_sensor_data,
+		.domain = "cpu",
+		.register_cooling = ti_thermal_register_cpu_cooling,
+		.unregister_cooling = ti_thermal_unregister_cpu_cooling,
+		.slope = DRA752_GRADIENT_SLOPE,
+		.constant = DRA752_GRADIENT_CONST,
+		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
+		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
+		},
+		{
+		.registers = &dra752_gpu_temp_sensor_registers,
+		.ts_data = &dra752_gpu_temp_sensor_data,
+		.domain = "gpu",
+		.slope = DRA752_GRADIENT_SLOPE,
+		.constant = DRA752_GRADIENT_CONST,
+		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
+		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
+		},
+		{
+		.registers = &dra752_core_temp_sensor_registers,
+		.ts_data = &dra752_core_temp_sensor_data,
+		.domain = "core",
+		.slope = DRA752_GRADIENT_SLOPE,
+		.constant = DRA752_GRADIENT_CONST,
+		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
+		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
+		},
+		{
+		.registers = &dra752_dspeve_temp_sensor_registers,
+		.ts_data = &dra752_dspeve_temp_sensor_data,
+		.domain = "dspeve",
+		.slope = DRA752_GRADIENT_SLOPE,
+		.constant = DRA752_GRADIENT_CONST,
+		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
+		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
+		},
+		{
+		.registers = &dra752_iva_temp_sensor_registers,
+		.ts_data = &dra752_iva_temp_sensor_data,
+		.domain = "iva",
+		.slope = DRA752_GRADIENT_SLOPE,
+		.constant = DRA752_GRADIENT_CONST,
+		.slope_pcb = DRA752_GRADIENT_SLOPE_W_PCB,
+		.constant_pcb = DRA752_GRADIENT_CONST_W_PCB,
+		},
+	},
+	.sensor_count = 5,
+};
diff --git a/drivers/thermal/ti-soc-thermal/Kconfig b/drivers/thermal/ti-soc-thermal/Kconfig
index e81375f..bd4c7be 100644
--- a/drivers/thermal/ti-soc-thermal/Kconfig
+++ b/drivers/thermal/ti-soc-thermal/Kconfig
@@ -46,3 +46,15 @@  config OMAP5_THERMAL
 
 	  This includes alert interrupts generation and also the TSHUT
 	  support.
+
+config DRA752_THERMAL
+	bool "Texas Instruments DRA752 thermal support"
+	depends on TI_SOC_THERMAL
+	depends on SOC_DRA7XX
+	help
+	  If you say yes here you get thermal support for the Texas Instruments
+	  DRA752 SoC family. The current chip supported are:
+	   - DRA752
+
+	  This includes alert interrupts generation and also the TSHUT
+	  support.
diff --git a/drivers/thermal/ti-soc-thermal/Makefile b/drivers/thermal/ti-soc-thermal/Makefile
index 0ca034f..1226b24 100644
--- a/drivers/thermal/ti-soc-thermal/Makefile
+++ b/drivers/thermal/ti-soc-thermal/Makefile
@@ -1,5 +1,6 @@ 
 obj-$(CONFIG_TI_SOC_THERMAL)		+= ti-soc-thermal.o
 ti-soc-thermal-y			:= ti-bandgap.o
 ti-soc-thermal-$(CONFIG_TI_THERMAL)	+= ti-thermal-common.o
+ti-soc-thermal-$(CONFIG_DRA752_THERMAL)	+= dra752-thermal-data.o
 ti-soc-thermal-$(CONFIG_OMAP4_THERMAL)	+= omap4-thermal-data.o
 ti-soc-thermal-$(CONFIG_OMAP5_THERMAL)	+= omap5-thermal-data.o
diff --git a/drivers/thermal/ti-soc-thermal/ti-thermal.h b/drivers/thermal/ti-soc-thermal/ti-thermal.h
index 5055777..f8b7ffe 100644
--- a/drivers/thermal/ti-soc-thermal/ti-thermal.h
+++ b/drivers/thermal/ti-soc-thermal/ti-thermal.h
@@ -38,6 +38,9 @@ 
 #define OMAP_GRADIENT_SLOPE_5430_GPU				117
 #define OMAP_GRADIENT_CONST_5430_GPU				-2992
 
+#define DRA752_GRADIENT_SLOPE					0
+#define DRA752_GRADIENT_CONST					2000
+
 /* PCB sensor calculation constants */
 #define OMAP_GRADIENT_SLOPE_W_PCB_4430				0
 #define OMAP_GRADIENT_CONST_W_PCB_4430				20000
@@ -51,6 +54,9 @@ 
 #define OMAP_GRADIENT_SLOPE_W_PCB_5430_GPU			464
 #define OMAP_GRADIENT_CONST_W_PCB_5430_GPU			-5102
 
+#define DRA752_GRADIENT_SLOPE_W_PCB				0
+#define DRA752_GRADIENT_CONST_W_PCB				2000
+
 /* trip points of interest in milicelsius (at hotspot level) */
 #define OMAP_TRIP_COLD						100000
 #define OMAP_TRIP_HOT						110000