From patchwork Mon Jun 22 15:43:57 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 6656851 Return-Path: X-Original-To: patchwork-linux-pm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 62FD0C05AC for ; Mon, 22 Jun 2015 15:45:26 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id AAF7D205EA for ; Mon, 22 Jun 2015 15:45:25 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id EEB94204E0 for ; Mon, 22 Jun 2015 15:45:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752424AbbFVPpW (ORCPT ); Mon, 22 Jun 2015 11:45:22 -0400 Received: from mail-wi0-f182.google.com ([209.85.212.182]:37953 "EHLO mail-wi0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754217AbbFVPoR (ORCPT ); Mon, 22 Jun 2015 11:44:17 -0400 Received: by wibdq8 with SMTP id dq8so79451954wib.1 for ; Mon, 22 Jun 2015 08:44:15 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=/GJs7CGsxMSECgJRlAOO/DQgpvQ12qpmJAfc8Pd8Rg4=; b=G+Wu7sWbudWmqhPJ1JTlDO/ujvJjXFa+RS4CH8fWrzoqo9bhFZkNeeFHqeVLCgdrTY 80AP1uyaPPQiznyh8MVx9tvK2Pi7AqJwrgmctP+G/bVkxEL1jWw+rItzMR6sJmYqah6r QXHUbTimJkFUraSEVcMzHmKf9SQZd4qKM2zOxNw2QBHdXxhh8YvMNSbKVlUr5rHOZNAq gRzQbK64dr4OucB0JPZomY1H4RRWvAOzwxdiZJh79ng8lBOopYpMqt0jUgtZdTCvgOBp 3bHArEZHhCts78Bzibpktb6gNDbXZqBenQkgMacGVuqYHCbX4lGwsaomfawgys+Djoxl sO1g== X-Gm-Message-State: ALoCoQk5umkB8B4UwGp7Mx/MWizJPIDUgVDLIIoJlUzZO9WPdI02xR6vgyrjTElQchGGkRaVszMn X-Received: by 10.180.89.231 with SMTP id br7mr33047279wib.60.1434987854930; Mon, 22 Jun 2015 08:44:14 -0700 (PDT) Received: from localhost.localdomain (host81-129-169-163.range81-129.btcentralplus.com. [81.129.169.163]) by mx.google.com with ESMTPSA id a9sm17801733wiv.13.2015.06.22.08.44.13 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 22 Jun 2015 08:44:14 -0700 (PDT) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kernel@stlinux.com, rjw@rjwysocki.net, viresh.kumar@linaro.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, ajitpal.singh@st.com, Lee Jones Subject: [PATCH 8/8] dt: cpufreq: st: Provide bindings for ST's CPUFreq implementation Date: Mon, 22 Jun 2015 16:43:57 +0100 Message-Id: <1434987837-24212-9-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1434987837-24212-1-git-send-email-lee.jones@linaro.org> References: <1434987837-24212-1-git-send-email-lee.jones@linaro.org> Sender: linux-pm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org X-Spam-Status: No, score=-8.3 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=ham version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Cc: devicetree@vger.kernel.org Signed-off-by: Lee Jones --- .../devicetree/bindings/cpufreq/cpufreq-st.txt | 48 ++++++++++++++++++++++ 1 file changed, 48 insertions(+) create mode 100644 Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt diff --git a/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt b/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt new file mode 100644 index 0000000..cfa8952 --- /dev/null +++ b/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt @@ -0,0 +1,48 @@ +Binding for ST's CPUFreq driver +=============================== + +Required properties: +------------------- +- compatible : Supported values are: + "st,stih407-cpufreq" + +Required properties [for working voltage scaling]: +------------------------------------------------- + +Located in CPUFreq's node: + +- st,syscfg : Phandle to Major number register + First cell: offset to major number +- st,syscfg-eng : Phandle to Minor number and Pcode registers + First cell: offset to process code + Second cell: offset to minor number + +Located in CPU's node: + +- st,opp-list : Bootloader provided node containing one or more 'opp@X' sub-nodes + - opp@{1..X} : Each 'opp@X' subnode will contain the following properties: + - st,avs : List of available voltages [uV] indexed by process code + - st,freq : CPU frequency [Hz] for this OPP + - st,cuts : Cut version this OPP is suitable for [0xFF means ALL] + - st,substrate : Substrate version this OPP is suitable for [0xFF means ALL] + +WARNING: The st,opp-list will be provided by the bootloader. Do not attempt to + artificially synthesise the st,opp-list node or any of its descendants. + They are very platform specific and may damage the hardware if created + incorrectly. + +Required properties [if the voltage scaling properties are missing]: +------------------------------------------------------------------- + +Located in CPU's node: + +- operating-points : [See: ../power/opp.txt] + +Example: +------- + +cpufreq { + compatible = "st,stih407-cpufreq"; + st,syscfg = <&syscfg [major_offset]>; + st,syscfg-eng = <&syscfg_eng [pcode_offset] [minor_offset]>; +};