From patchwork Sun Jul 2 07:29:22 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Kalderon, Michal" X-Patchwork-Id: 9821061 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 1EF546035F for ; Sun, 2 Jul 2017 07:31:38 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 07F7E26538 for ; Sun, 2 Jul 2017 07:31:38 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id EF59C2821F; Sun, 2 Jul 2017 07:31:37 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 0F3D726538 for ; Sun, 2 Jul 2017 07:31:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751760AbdGBHbe (ORCPT ); Sun, 2 Jul 2017 03:31:34 -0400 Received: from mail-sn1nam02on0056.outbound.protection.outlook.com ([104.47.36.56]:57775 "EHLO NAM02-SN1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751635AbdGBHbc (ORCPT ); Sun, 2 Jul 2017 03:31:32 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=04A8hb0kyjXVXUz1nYHMso25S9wNNuo2RouC1cfw+IQ=; b=MBU+pvycTOWtHZZPCwl2NB0RAzWfRH4coii2c7C9dRfUM7qfZNe/lvD1mv2i5CFs9neDx5SBL+Y0Ivy3MRwVXJhGhJ8wCJR/JVgyX8xGRXA86i0i+cKNXB46jKjRCfIdj9nfTYVvuCnHfWB7Q2hrmWADwwn80MBRl05qqVySn6w= Received: from CY1PR07CA0008.namprd07.prod.outlook.com (2a01:111:e400:c60a::18) by DM2PR0701MB1119.namprd07.prod.outlook.com (2a01:111:e400:502e::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1220.11; Sun, 2 Jul 2017 07:31:29 +0000 Received: from BN1BFFO11FD008.protection.gbl (2a01:111:f400:7c10::1:189) by CY1PR07CA0008.outlook.office365.com (2a01:111:e400:c60a::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1220.11 via Frontend Transport; Sun, 2 Jul 2017 07:31:29 +0000 Authentication-Results: spf=temperror (sender IP is 50.232.66.26) smtp.mailfrom=cavium.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=temperror action=none header.from=cavium.com; Received-SPF: TempError (protection.outlook.com: error in processing during lookup of cavium.com: DNS Timeout) Received: from CAEXCH02.caveonetworks.com (50.232.66.26) by BN1BFFO11FD008.mail.protection.outlook.com (10.58.144.71) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA_P384) id 15.1.1199.9 via Frontend Transport; Sun, 2 Jul 2017 07:31:27 +0000 Received: from lb-tlvb-michal.il.qlogic.com.com (10.185.6.89) by CAEXCH02.caveonetworks.com (10.17.4.29) with Microsoft SMTP Server id 14.2.347.0; Sun, 2 Jul 2017 00:31:22 -0700 From: Michal Kalderon To: , , , , , , , CC: Michal Kalderon , Yuval Mintz , Ariel Elior Subject: [PATCH net-next 02/12] qed: Implement iWARP initialization, teardown and qp operations Date: Sun, 2 Jul 2017 10:29:22 +0300 Message-ID: <1498980572-29519-3-git-send-email-Michal.Kalderon@cavium.com> X-Mailer: git-send-email 1.9.3 In-Reply-To: <1498980572-29519-1-git-send-email-Michal.Kalderon@cavium.com> References: <1498980572-29519-1-git-send-email-Michal.Kalderon@cavium.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-Forefront-Antispam-Report: CIP:50.232.66.26; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(39450400003)(39840400002)(39850400002)(39410400002)(39400400002)(2980300002)(199003)(189002)(9170700003)(107886003)(626005)(38730400002)(356003)(54906002)(36756003)(305945005)(2950100002)(50986999)(5660300001)(8936002)(575784001)(86362001)(50466002)(4326008)(76176999)(2906002)(53946003)(8676002)(81166006)(104016004)(50226002)(5003940100001)(72206003)(47776003)(2201001)(106466001)(77096006)(478600001)(189998001); DIR:OUT; SFP:1101; SCL:1; SRVR:DM2PR0701MB1119; H:CAEXCH02.caveonetworks.com; FPR:; SPF:TempError; MLV:sfv; A:1; MX:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BN1BFFO11FD008; 1:oGAT3t+AsEhMNRNRrAhiJppww8gnjujP79yorp7DUJy1l4z0tOrsjV3svpyJ9qjWsErgrvJFv841TiOFQajnwb3sCwm7B9H+bXt7yE9JhrHohTMR7XMC5AnSc1vMGk8zb9BgQW5Jsj95KKFlgY9zBXq9/+sYAK5siwpVKclYNc2ZMmrQJ+r2BaKAziP20FJYZnqrqqyW3dwUA9f7HSxg2h/arkhSA2APsYrCn4DrjqEQ4SOzli0lIi/XZpfZE4wvq7NXCm/ozefj3ddksl0gs7sBovCdkISkhu4u3Cof4teZs6OfsZpxGK1kajIP56DkQ+aRcspLyrOp9GO8ccViCSLHsG+0RaBUXqXxiTelQTRJx5Qic3w4mVVEu7PwL+SanvJby/F1E3L7kho+5icskY5AhVjeHE0fIjUUOKABco9/v2RXlIXmJc4t4Hq6STk/auGtUksbcTsdA4cQmY8Ei4wc3Mc/jf19TzhgIkvZofT5VJ75C5uahY3+YlS0QWQ+LXbnv5W20L/nleG1S4awl0wKAmWlxW0r2voY5z78I1L7ThqA7ZyRXEa9dqB+13VVQhdvfSSS4v/cqepppjN8C4o77y6VzJ/QjgZLasxpN20LG05XAV+fZuv7Im98C9bqLknrTBRVcozkmD3eNbjNhg76r81TrKguXuED5En5h0+NePchwF3TkTDQuc7GPmDeZgMc/ieASyMRjjphqQFmfsa9nSO7vlvn0bAyZWycA0mvHmTM2HaryiJO0SjW6BhApVulAsR2QleIWC9XGWqBAMrOVEiW0+4yWVY3edQMCwPrZULwwaq7VgLGzMS1h7L8YeG3AQ43Pab8gL4He6W82bxNTqq5Vgf6HX+o0GW9iRI= X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 68e2bbdf-6ba8-4992-d176-08d4c11c59e9 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(300000500095)(300135000095)(300000501095)(300135300095)(22001)(300000502095)(300135100095)(2017030254075)(300000503095)(300135400095)(2017052603031)(201703131423075)(201703031133081)(300000504095)(300135200095)(300000505095)(300135600095)(300000506095)(300135500095); SRVR:DM2PR0701MB1119; X-Microsoft-Exchange-Diagnostics: 1; DM2PR0701MB1119; 3:TrvJkj3N/G1AAASQxmTPOVQ9CVOj2NWB6ihI72tNydZXt7fk1tslIaAsPcbzF/3ogui9HNoxXOZ5/cZshEKUCiJktYKjdgFeiDD+m/D391V35xaEHLw7QZifiKJz6gijySLoZ9ELRbN5Dc+WPRU+tMUekhG5++cP2jP/ofHAfhTphjqlyEYgLBFWMMWCcZMyLNBhyjsnBI+wicTTIAt2UWw9KOII9nWZm3lUsVJGOh1jtFg1uUUDQeuds3qKYntpRF80LgN2ENXYHXQ2GWdg3XmpN36USJM9QexaHLb3AF7fqEhY5Om47P/q/qx03F/PE7AzNFfDX17n7NEQyfOyTiY2IqYfj6QLdUx9XSKE/LsifV7idCFY/N+bJtfj7GQVCCfvVKt+d2HGZRATDxokdHeipcmGCNrMnKFHnTocSOkfNOvrg+1yGX8v7jA+Lo+mAS3fZZQylEJGFtYUCQFEvAZGchjqR4upkUX090WTtr9R1So6Zdw5lKT6ntvzU94vTlW1A2ZiEIj/3AqSTLGTg5Chvn0ccO0rZm91YRETIOU1safkH8av0vVJsZQAMjwTGyOmkSuXKaEmnKPvPMCz0h4K+aA5mi7bb1yNwVh7H/s46Ny5l6nfOs4O4mzPBKBwD6F1pX/3xHlxRNQVy7zhUbNg4t1ehXWVChxQv2wmP65RHLwEuXM45oC2YPHBc5wWDp+85+2G0YxKQViwbY6ZbQatE7rohzk3s4HVapj5S+bSMF3CR2/xoP3rqK/VFy0d2mslJK1GVh6mTG8zRPhqjnc32qejjEytYuO+TyLRa3qSgVWh1VzZtxf4PRnPghvmsVFEW8Xe7pw90zbnhl7zHl313jjjVtALL4PfJo0EK4L4dncFpsvUUVgt0ebtofQAHI27zPHCbA9HPfrcNI4Z6w== X-MS-TrafficTypeDiagnostic: DM2PR0701MB1119: X-Microsoft-Exchange-Diagnostics: 1; DM2PR0701MB1119; 25:ywItMLwas47i9owHemK+qn7suB6J+opqRDCTAYj3lm3I8C8Z2bdo1Th8ugDKvSOvvdiOkrrgihKwcNP/lM/c1D1EvP84ym2Yr3hAinGayUI9ZPkTozYhGKKhBepHPYYF6CSO92t0yZ49v0b0TZD4X7C40aeITaxsjal17pqjnfceCtQkZHQJNvfrGSMZ9gzu2ZRCMRvfGfqRIOJWGkInfPzhrWhg5Tll0V6LVWKXxq2OvpgKpW7saA844Ou9x+IcQQlusGVgRPQQdG+49Z0g9TcFZ7Ir/dUIf1ptlPfHthzFSIyXjRpiPqy0fy5f+D9fEorJFKUw+47a5dChcwcXmIX7tFEHDU1pA/hfGcX2nQwG1Qq98FFMY44OPI8i5c/flho18YgUrUDikII8p5c6caSErpe3Qny/meVyx7Sc1hS3nETK5WhNMwQ4tb4F5Y0ayqkaWDzeI1GOA2FkGpJqw0yNzfOSQ0ec8SnU0LQuBlXPaYMyHYHvoyD49uSHqY+5Z6KKYmotGYW8s+P5RpIJKHtUwwmbR7BwU5jCQrua3SfAoKpfgbG5ExyKQe+T8fx/UvtTMq5X2MAFpMX48d6hqQ3xlpdn9g5XMkdmmJGKZbGJrul6XYWrPyDv2sYeMs734ZMqAcfs+YSZTq3yur4x2tlGr13jq5T4tScmsbUN/7JJz+HluFGaZ+N+uH4Go9hHUcgcgqioXP6ext8CQCDEmLsfR+nMifLzDyKS4hDI6u21bxQPFD1FuH+siA0XzfH3YO9rwGk/hyuoE2rhqidL66d1TRGa2du17wX0AetR4h7cAH2BXbmNy+HOC95wKVjytc+j22awgDsRh59Tz6EkSC+oAcKtkd+/3vENIYjrevA5tsBnqKD7zowrDSM6vSJyuIy44iZnDPglwfSgAmHIyeRnqPzq7Dm7t2IQC66 IEfI= X-Microsoft-Exchange-Diagnostics: 1; DM2PR0701MB1119; 31:ltOyvB7jYuxIYwITKyomH3RUOtnkelWMp6Oc4opSr59rKS9u0R06gNZMlXWNcsbpyYL2gq6GM1nvnMV0zRVIC5GzwUIyFftHFNR2Eod0wKmNk4uzNPRPGmWyKB8mnqawtqizKBmpmOtXL5MzrdeiuW+drAjXE0iee40DOVUY2o1XMPt+xv2XOgDsFVqdmZEIu0h+AY+1nCY6L0diF7cBaxQe3vLm1u1wlNdt7hds81YoK5mq1h+SeWR5+1sotVQlcVlJNXXgJsV+o86paIKaZiISKCVGxpbAeH9S260FCv8sY+e7cjNPsrESD+LXJye57q9nIamxSCyDaKvZr1zgNZfEN5Zc1Dgng7einCFZFLJkWyiet5yUv1qCi5IOT3FjFg9x8KomHtwMUX/9RtRrgnEYuJqJaBkxD6hkAq8j6rvOpVmM8DuJIXorbLyPsntMXf25jbQGk5APRBs3LTkD644zl9jDEYYqGkuGOoUR9dqPyAkIxBi2vqdyKRyoweMKJUDc5cMYVTYsk446g5Vr7jvb9kyGqiKBdLmPgSroOsWch3h7DGnYjeVoYohuSf1mC5RJSJHhwGjCDl8MV17hox5PerPxDKdkd/0qCtWlXcAiDuy/52LJgBcZLj+6whhKP1jzb84CIXNqsGUwTH76TsP4cxUl60jqspMEqq+gpaaYV3guz6f7fOZhBPywS/6wjo4zH1SNk2LguGiXsoCTEA== X-Microsoft-Exchange-Diagnostics: 1; DM2PR0701MB1119; 20:g1fjENPh3X1/3jy0aa5IKgu5KvHSDDFvIpTDZ+05WEl43NGOMStuD2LinXsWnv4wbDuRgF6yjD/VtEdhgzFbqlK0bLXpGv/GO5VNjATeh7UrTRvWZNNq73f4HqApmVbtWFNoLtWz+RxKSfwyJmpzKnp6CdoMjf+QFwjHdiEOL9oOGE9AfHWxY1bvOsiU/qvKQFysQ8+eN4UjMcGdqogQom41ArwjTtSF4Mo7a+SZjf4dvy16JfwarmkGGeg4Rfbhmt46rAqSQ/XD2d7VlWRb2bi8/unJ4fbUD2QPpMIfdi+e4UQdeBExrTPe/9dSwqHWDl/+9j+iAtD1BzCS3ELHAqUw79xaq1BG+H2EI0xqIYbnCuJr/xaSBCXZFAuVivtEhILY2jGW7abMuTtqVNlwKhVMaGrw5EUzd7CLMQFz1iNoV26c6nvwMhN9nzMZlMLKKyV18RXCsaQdu+tB0nXywhJkkyag1vkv0nCJxWJyiRWZlNkZL4laKRLkBSnnfVxq X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(133145235818549)(236129657087228)(148574349560750)(247924648384137); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(601004)(2401047)(5005006)(13016025)(13018025)(8121501046)(10201501046)(3002001)(100000703101)(100105400095)(93006095)(93001095)(6041248)(20161123558100)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123564025)(20161123560025)(20161123562025)(20161123555025)(6072148)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:DM2PR0701MB1119; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:DM2PR0701MB1119; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DM2PR0701MB1119; 4:u9CVybeIPa7NK/nXHe5S+PdQTYTQ9ZFxMEX+UsH8?= =?us-ascii?Q?cBGLKh9wM2RpBp1tL1GwEZvg9Yitg805AzdHDUePqxSXaYM6dcIHaAwR1BPt?= =?us-ascii?Q?Bt4ejSRawbZsCKN5ijKRp53deGj/wqiaD9uGqfrkQPQ61Azqsa6GeclCs2sg?= =?us-ascii?Q?deWwkpBuoy7FktqY6ex6QRyRhwG75upSxd3mIU+9+/UsbJdvffvr08PUIMh4?= =?us-ascii?Q?53ZI+FTjiZ4kO4inBh6GLmsXS2zCqTMWiIvkc9DeXeNPFDJkc4pZoOMgitKq?= =?us-ascii?Q?1gJKjthWBA/Q3wGlmERCknTHqpKUxJoh6VumRI7mMPG0G+HUykBDgUwJXhuB?= =?us-ascii?Q?InINvwl+UvY5Ljp4AM0W19qnlDz3WbHgt8y7JJmf6TP222RbPUlCDIjUHwM3?= =?us-ascii?Q?CyGhDYxOfqiwAopQtP1V5zgn9MQtIS1ZtNZq+VXfLiCGi3zcfflKBDAPdUlX?= =?us-ascii?Q?AsZNwgLDe9R36eHP87M7uJy+mohEDFab3UPH5o3mkfgzrC066jbwjVhWVmM2?= =?us-ascii?Q?E1A+z9LY8qg5vmo6wSEjYzCVHHkghnGGZgmNi/YfPtQWCCyppRWFojRDXrbl?= =?us-ascii?Q?3pAMHLDixlV3uDqZHgvD09ogW6jpRm2M649BBQmkK/RkuftqasuJevRnx0MD?= =?us-ascii?Q?dymu/XBPzCGJF3nTSkufC2NHKDN/gkZL2ETv+1sj7QBziCnyTXZPQklqjNvE?= =?us-ascii?Q?wp02yJoCPXjSvJc4tjjX/g5cCU1V9R6rHz5YGpDXzhhAiHD3Y77FXxd88AFh?= =?us-ascii?Q?MINpEgjd9+D5NoTNwZOmud3ZUmcR4I4PHTtCqzOCVVuwcKwugKPrm20muei8?= =?us-ascii?Q?DVDYSY3dnBO2HJbeg/L9ORmwIHGwxaWb9dzKsiZVbXfxX+COatueGQNTX5bT?= =?us-ascii?Q?DUTYTm9F12HEohul+cLSPd0E8o5H2TITejnrDlBaQ5UifJpXD8SvMwt+9FeG?= =?us-ascii?Q?QjTdjPAXyf+u40xsaCSvHUGaxs5Vk6IkdKYLPbpmTSYWsNYcJu5v/Ya0JMVH?= =?us-ascii?Q?d/eNhIx/GndLye/nx+LB9n0c0UKi/huNLFPqvRUm5TsK14GacI04+yawZ+4B?= =?us-ascii?Q?NLmOG7zcydyINxTyepdO39MnT23uvZ2Po6FAzgQnebM+RtxujYdgEmJdUOnj?= =?us-ascii?Q?7Er6kRCYsGi604fPy/8aa3ZhZTd8zsPJY/TN26gAiS8GHFgF0XH+/1COInwX?= =?us-ascii?Q?MqoVpKYs1XetMW2gkSKQ5sJmdTxCmpYEteh6zZG5Fhz59lhGbBruVWWVSGPK?= =?us-ascii?Q?qWtcPAleyNsFeg8fnN1xz3ZFlgaGY1te5Gi0dgSMqMEGsiimu5LW0Lqmpalu?= =?us-ascii?Q?T1e/7pJ1/baqtVVnGwtXT/wsdXU7snRojHDmQ7u7MWti?= X-Forefront-PRVS: 03569407CC X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DM2PR0701MB1119; 23:mml2vD6cy12JnOWjmHUD8f2OyamXdbo13r5LZN8?= =?us-ascii?Q?401MPCqrh6vxK79NqLDvITuuRDNnBkSryLZXr/zLkCbDjujtfTnnHxgsRC86?= =?us-ascii?Q?1gMJkvAf5ME7bw2hI2PgbfF6nV52pl1pyEq3Bv4NUWADTZVU0FzoxQOGMiYZ?= =?us-ascii?Q?rbrKoTaIU7y8TACZfWPV0NGfv6c0HhkoegvuoqQ4S35taouhU1em9ryJpFM+?= =?us-ascii?Q?KqD+KUsoVhQgpSHH+dgKBue+IHJrAKTlZ0+pl8ThXRm8eDdegPoniXpbT7cA?= =?us-ascii?Q?khWx8iLBH0/Fz/bC5HhezANiRWNGQPD/binLC7RzgfIP+ux2zKT7dcP6LIIb?= =?us-ascii?Q?RO2744JqKexvOeqo/IT/UFijHgEuUyYTwRW40EqdifgIsPkwXuV2DKUQr1i4?= =?us-ascii?Q?lInCRe1xF7K6AocfrBpWqq+oYH81Wld6b6/JNsd5ExcbWoSz14jFN+iQXslB?= =?us-ascii?Q?NXC2cbCEzJ3KPFGRYr4LQ5tFuOFUCN5nk22ynBSidOgfciwr6MKdSKnAqlrH?= =?us-ascii?Q?FsTarI6i23HxogOJ080OocYgISXvCxB/Bury7rgjF9UvNNQNrgL0693bIA2n?= =?us-ascii?Q?tjUxFZhNB0WfPKmpzrudYaVmsJtmIJZZe494g1SpcoEWiHsHY7QstxsZdlp5?= =?us-ascii?Q?kAiPveNMdLjYLz7/1p6X7F5t7tggQW9IxO+JP0W0t1yJTv82naVAyWXbfZpr?= =?us-ascii?Q?NlRU1AL05yv5LtOf4aMr2hiVmveBgQ3Tdq2POlwhWs0fY5Xxz6cMXt0AaaUz?= =?us-ascii?Q?sdtoIAMx+ucfh16cTNTcPfzlfcg7UJb4w47RffSg6Kq6FZH1LyC1Bkjfc/sn?= =?us-ascii?Q?8llNG9gAK0Swk4lrqjcuoCnDYwTyTXCxGJDPsJiNHzza4ndvndPJyAmPMZzG?= =?us-ascii?Q?I1Xbk/cEIX/lJNMJH6uJapPNtmkyljoOCH+DKHBgNL+dslBkKlFwBYhgNMnz?= =?us-ascii?Q?Obq/rhm6LlSbUDy0L5mYtJDh7Cfg6Wyf1uayQHWxM6xvxhAWxnWhwQfDldNy?= =?us-ascii?Q?dyOAOBJPlkxdPxsRIEN7HY8lwWj4Jy1WBUKRaDnOuK6plAw=3D=3D?= X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DM2PR0701MB1119; 6:M+wUh3JqZoonsATm6RPSmm1FZob8VPtnzadwKlGN?= =?us-ascii?Q?bo1WUmB/cyqCUfG5zcRtzXXrtrbfxE7WnvRRgusx0BTWoy43NSwMPjZGJ3kg?= =?us-ascii?Q?vIQNwFki0vLcweDlA3izGe+1y/F5cJ/WE1jceueNk9yCRsXdfDN8AtqPmaS7?= =?us-ascii?Q?28GfyeI4tBq2nHKxGaFtp11CFGF4GE4qymlF8m/DbdTthPg54gkMgLmsNdVX?= =?us-ascii?Q?7rx24YlHNaHp3BXNp4RfEB/r0/OHWciH2bgSriCRq7cusKMwRmcE4hn3EZqI?= =?us-ascii?Q?6ww3o26ehJ5cQZ+BEuvV3WoAE+ifQ959zdvDesXc+QX8JCWcNK/Zu1dfX49Z?= =?us-ascii?Q?pt5Igc9JnTcHgeTZd25hAAF9H67GUwP/DPA+UBo76nkfse1zAiIHz0q4FHYV?= =?us-ascii?Q?ZQxOOKbSt+beLPkYH2E6v6p8i4/V4/JdGXRKtm659x+khZO4LZp0/JOqxeih?= =?us-ascii?Q?malstT+SawKqCe/OP72yNmHV9QbdjYuOMGlnf+77BYdm3BtDxuIiLkPMzl8p?= =?us-ascii?Q?mHkKE2TPwyqhs4ZLQ5kbGqwoFqNMLxys8v1FSdmV3MU/OwejnTZfcUg6iJdQ?= =?us-ascii?Q?9O99Izu0I/9rw6icqjXoOGqDNbhAno1IRnmiKLDlwUfpStUjC9pKZEfN6amm?= =?us-ascii?Q?au0J0mBTjcSFVJ2Vp3PNTBjmJVDX+mZbLBHAmjVfM0jsxwLiGWBtyLyMRNm1?= =?us-ascii?Q?3G9TLsoPjEE6aLHPJPgRpPHD9ta9FA6QNRrMMos2JTmjU6DNRgx0H1xeE9q5?= =?us-ascii?Q?PCsjG8e/AIso/Xl8Km9RMDBG1KsBFPBMcEL5tviCT9OSM1BlklE/pqFrFgP8?= =?us-ascii?Q?O1BhciC+JESr+nj+Exza5YJqT2Z7M9i7u9/5eMPZIGtLG+hlLwOvjsSibPol?= =?us-ascii?Q?8XpHgaAP9vAVFLguh+9z283jvpTai+gkGnPa1EEg6PwFbdgU8OT5fsk6YXxd?= =?us-ascii?Q?5gjiaS/xggkoKY1s71d9pTuW0ZLn6WXxKUWPIjiC/xNco3XVtsSfPou0I8lF?= =?us-ascii?Q?N8M=3D?= X-Microsoft-Exchange-Diagnostics: 1; DM2PR0701MB1119; 5:buQ82D/vwSXfzGgp54qrn6b+cQLanZih030VHZKRhbKOeCIkcIcbvI4dHKK3z1tBGX7SejLW5LqcsD6Mh/kZE/te5MLDZExdxjFEzCIMADP+Z0no0udVs7Leebk67xR0yzRDUlJGiK6YRzEkA4NL95txwZHxKd8un27ZT0E7w2RgE2ovCspC6RUfqaRSFjPIZ/e889PXHsn3ak4xEz4S/lh/nhj/tAiLA6I+iDQ3kEhviq86rGA3WRjZZ5ZAYJAu4gJaCUYaTeaBTMeLKzKIUQLew+0XwhNJskY6z6/81f5NHjBsSrK1axe2QiRieJgJs0Sne5txtPg4LIEbxeaX9yZx2O0WKgTGfmSpurOV/YcRCwFM/tiVeZ0zNIJNrFemrJwnWxbvigFRTZhDCtfDaKShAisGz8zs8OoNarR+NdCPpJa1QFfSaW0YiDJykbFHQPJlq1nvM/aYzM7Vw+Iqieb13+uQW2Wkxh5XwMjanFvHZrEEQePdWe01gh9dVHle; 24:aEgRZpm8lskIpcYhljEAmsPqN7nSQDuB4oC1c7OfpwzpJQsp/1qRAX+jtpONmbM8wQ6wueHtUHH+p89ylFF6i+FPCfgxGbn9uw1ixQUrBao= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; DM2PR0701MB1119; 7:C5AWQvFL7ZFAGPunV45iXeGh/lj5gRZRKLxdzMPB9g/xxU/Re1u6q2JrHjbltC3GR3d88RfBO+qTPSd78c2ZOiUSXyiTGFdnQ3UUy8HCe2rQulUxlMAWbNiBBmJJFx9RphzR6qjb+OGnuv8XBTZZaXXrWTWHVYid53aHc07dqCzVlwQ/Radc0gh8dxPMcn5N5YRtvzksGujXUfcCsFJvpSzS5v5DbwcrDxPqTN1tnPO8kDbzY7by+WiO537W+V8/x+H4zuQD1keReJwOF92g4TiXTgrt1wlvA/K009FXFVT7BBo0hcKd9U9v4GtPpVUYhfgLhwXY8FCJXQUmfnChhhYDXCgP4tW3+TUz9jsNVEP00jDv68SNKQEOFfcuGieXSdgYnddf99GTJ06jYkxiYn+5V/lHgT9lPjw8YPzlTjhdxa8m6r9Bhk6L4XVrWH02cgz9YaFtYADZmk9Io6rk44EgET1mmVElRDGT57dwxd6rVa7NX9qLqrrlQuKh6s87nLMvaVChij3UpgeLmj0Nzoe7g6fHPnCd3YJ4ZTgknus1ftq+QUd5vpjqZks/kkw8iqJc0qlEHE0QoQFr3MtQ11xQEp8CwcdjOYcyGcR0C+bJ5rQM+p9Ho4n7QO8yaWhm2g3GWWqdGte1c0+IRg3aj2Antdbd32CBXWntVB0rlCaJL/Wa19z1/HTsa3jBhrq11U6jEAoFhTWUwLS9AUdVzq3YNSNxGDmehIS6ihJxvXR3kLICPHURDzdZ2sJjrSzdeMfQddG0n3gH0ncXPxiNkCRXpfRq3PAZP76RjS9T6u0= X-OriginatorOrg: cavium.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Jul 2017 07:31:27.4391 (UTC) X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=711e4ccf-2e9b-4bcf-a551-4094005b6194; Ip=[50.232.66.26]; Helo=[CAEXCH02.caveonetworks.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM2PR0701MB1119 Sender: linux-rdma-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-rdma@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds iWARP support for flows that have common code between RoCE and iWARP, such as initialization, teardown and qp setup verbs: create, destroy, modify, query. It introduces the iWARP specific files qed_iwarp.[ch] and iwarp_common.h Signed-off-by: Michal Kalderon Signed-off-by: Yuval Mintz Signed-off-by: Ariel Elior --- drivers/net/ethernet/qlogic/qed/Makefile | 2 +- drivers/net/ethernet/qlogic/qed/qed_dev.c | 9 +- drivers/net/ethernet/qlogic/qed/qed_hsi.h | 1 + drivers/net/ethernet/qlogic/qed/qed_iwarp.c | 531 ++++++++++++++++++++++++++++ drivers/net/ethernet/qlogic/qed/qed_iwarp.h | 85 +++++ drivers/net/ethernet/qlogic/qed/qed_rdma.c | 133 +++++-- drivers/net/ethernet/qlogic/qed/qed_rdma.h | 3 + drivers/net/ethernet/qlogic/qed/qed_roce.c | 20 ++ drivers/net/ethernet/qlogic/qed/qed_sp.h | 5 +- include/linux/qed/iwarp_common.h | 53 +++ include/linux/qed/qed_rdma_if.h | 1 + 11 files changed, 803 insertions(+), 40 deletions(-) create mode 100644 drivers/net/ethernet/qlogic/qed/qed_iwarp.c create mode 100644 drivers/net/ethernet/qlogic/qed/qed_iwarp.h create mode 100644 include/linux/qed/iwarp_common.h diff --git a/drivers/net/ethernet/qlogic/qed/Makefile b/drivers/net/ethernet/qlogic/qed/Makefile index 6745238..82dd470 100644 --- a/drivers/net/ethernet/qlogic/qed/Makefile +++ b/drivers/net/ethernet/qlogic/qed/Makefile @@ -5,6 +5,6 @@ qed-y := qed_cxt.o qed_dev.o qed_hw.o qed_init_fw_funcs.o qed_init_ops.o \ qed_selftest.o qed_dcbx.o qed_debug.o qed_ptp.o qed-$(CONFIG_QED_SRIOV) += qed_sriov.o qed_vf.o qed-$(CONFIG_QED_LL2) += qed_ll2.o -qed-$(CONFIG_QED_RDMA) += qed_roce.o qed_rdma.o +qed-$(CONFIG_QED_RDMA) += qed_roce.o qed_rdma.o qed_iwarp.o qed-$(CONFIG_QED_ISCSI) += qed_iscsi.o qed_ooo.o qed-$(CONFIG_QED_FCOE) += qed_fcoe.o diff --git a/drivers/net/ethernet/qlogic/qed/qed_dev.c b/drivers/net/ethernet/qlogic/qed/qed_dev.c index 68e6182..6c8505d 100644 --- a/drivers/net/ethernet/qlogic/qed/qed_dev.c +++ b/drivers/net/ethernet/qlogic/qed/qed_dev.c @@ -937,8 +937,15 @@ int qed_resc_alloc(struct qed_dev *cdev) /* EQ */ n_eqes = qed_chain_get_capacity(&p_hwfn->p_spq->chain); if (QED_IS_RDMA_PERSONALITY(p_hwfn)) { + enum protocol_type rdma_proto; + + if (QED_IS_ROCE_PERSONALITY(p_hwfn)) + rdma_proto = PROTOCOLID_ROCE; + else + rdma_proto = PROTOCOLID_IWARP; + num_cons = qed_cxt_get_proto_cid_count(p_hwfn, - PROTOCOLID_ROCE, + rdma_proto, NULL) * 2; n_eqes += num_cons + 2 * MAX_NUM_VFS_BB; } else if (p_hwfn->hw_info.personality == QED_PCI_ISCSI) { diff --git a/drivers/net/ethernet/qlogic/qed/qed_hsi.h b/drivers/net/ethernet/qlogic/qed/qed_hsi.h index 3bf3614..31fb0bf 100644 --- a/drivers/net/ethernet/qlogic/qed/qed_hsi.h +++ b/drivers/net/ethernet/qlogic/qed/qed_hsi.h @@ -46,6 +46,7 @@ #include #include #include +#include #include #include #include diff --git a/drivers/net/ethernet/qlogic/qed/qed_iwarp.c b/drivers/net/ethernet/qlogic/qed/qed_iwarp.c new file mode 100644 index 0000000..a8bd5f8 --- /dev/null +++ b/drivers/net/ethernet/qlogic/qed/qed_iwarp.c @@ -0,0 +1,531 @@ +/* QLogic qed NIC Driver + * Copyright (c) 2015-2017 QLogic Corporation + * + * This software is available to you under a choice of one of two + * licenses. You may choose to be licensed under the terms of the GNU + * General Public License (GPL) Version 2, available from the file + * COPYING in the main directory of this source tree, or the + * OpenIB.org BSD license below: + * + * Redistribution and use in source and binary forms, with or + * without modification, are permitted provided that the following + * conditions are met: + * + * - Redistributions of source code must retain the above + * copyright notice, this list of conditions and the following + * disclaimer. + * + * - Redistributions in binary form must reproduce the above + * copyright notice, this list of conditions and the following + * disclaimer in the documentation and /or other materials + * provided with the distribution. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF + * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS + * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN + * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN + * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE + * SOFTWARE. + */ +#include "qed_cxt.h" +#include "qed_hw.h" +#include "qed_rdma.h" +#include "qed_reg_addr.h" +#include "qed_sp.h" + +#define QED_IWARP_ORD_DEFAULT 32 +#define QED_IWARP_IRD_DEFAULT 32 +#define QED_IWARP_RCV_WND_SIZE_DEF (256 * 1024) +#define QED_IWARP_RCV_WND_SIZE_MIN (64 * 1024) +#define QED_IWARP_TS_EN BIT(0) +#define QED_IWARP_PARAM_CRC_NEEDED (1) +#define QED_IWARP_PARAM_P2P (1) + +static int qed_iwarp_async_event(struct qed_hwfn *p_hwfn, + u8 fw_event_code, u16 echo, + union event_ring_data *data, + u8 fw_return_code); + +/* Override devinfo with iWARP specific values */ +void qed_iwarp_init_devinfo(struct qed_hwfn *p_hwfn) +{ + struct qed_rdma_device *dev = p_hwfn->p_rdma_info->dev; + + dev->max_inline = IWARP_REQ_MAX_INLINE_DATA_SIZE; + dev->max_qp = min_t(u32, + IWARP_MAX_QPS, + p_hwfn->p_rdma_info->num_qps); + + dev->max_cq = dev->max_qp; + + dev->max_qp_resp_rd_atomic_resc = QED_IWARP_IRD_DEFAULT; + dev->max_qp_req_rd_atomic_resc = QED_IWARP_ORD_DEFAULT; +} + +void qed_iwarp_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt) +{ + p_hwfn->rdma_prs_search_reg = PRS_REG_SEARCH_TCP; + qed_wr(p_hwfn, p_ptt, p_hwfn->rdma_prs_search_reg, 1); + p_hwfn->b_rdma_enabled_in_prs = true; +} + +static void qed_iwarp_cid_cleaned(struct qed_hwfn *p_hwfn, u32 cid) +{ + cid -= qed_cxt_get_proto_cid_start(p_hwfn, p_hwfn->p_rdma_info->proto); + + spin_lock_bh(&p_hwfn->p_rdma_info->lock); + qed_bmap_release_id(p_hwfn, &p_hwfn->p_rdma_info->cid_map, cid); + spin_unlock_bh(&p_hwfn->p_rdma_info->lock); +} + +static int qed_iwarp_alloc_cid(struct qed_hwfn *p_hwfn, u32 *cid) +{ + int rc; + + spin_lock_bh(&p_hwfn->p_rdma_info->lock); + rc = qed_rdma_bmap_alloc_id(p_hwfn, &p_hwfn->p_rdma_info->cid_map, cid); + spin_unlock_bh(&p_hwfn->p_rdma_info->lock); + if (rc) { + DP_NOTICE(p_hwfn, "Failed in allocating iwarp cid\n"); + return rc; + } + *cid += qed_cxt_get_proto_cid_start(p_hwfn, p_hwfn->p_rdma_info->proto); + + rc = qed_cxt_dynamic_ilt_alloc(p_hwfn, QED_ELEM_CXT, *cid); + if (rc) + qed_iwarp_cid_cleaned(p_hwfn, *cid); + + return rc; +} + +int qed_iwarp_create_qp(struct qed_hwfn *p_hwfn, + struct qed_rdma_qp *qp, + struct qed_rdma_create_qp_out_params *out_params) +{ + struct iwarp_create_qp_ramrod_data *p_ramrod; + struct qed_sp_init_data init_data; + struct qed_spq_entry *p_ent; + u16 physical_queue; + u32 cid; + int rc; + + qp->shared_queue = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev, + IWARP_SHARED_QUEUE_PAGE_SIZE, + &qp->shared_queue_phys_addr, + GFP_KERNEL); + if (!qp->shared_queue) + return -ENOMEM; + + out_params->sq_pbl_virt = (u8 *)qp->shared_queue + + IWARP_SHARED_QUEUE_PAGE_SQ_PBL_OFFSET; + out_params->sq_pbl_phys = qp->shared_queue_phys_addr + + IWARP_SHARED_QUEUE_PAGE_SQ_PBL_OFFSET; + out_params->rq_pbl_virt = (u8 *)qp->shared_queue + + IWARP_SHARED_QUEUE_PAGE_RQ_PBL_OFFSET; + out_params->rq_pbl_phys = qp->shared_queue_phys_addr + + IWARP_SHARED_QUEUE_PAGE_RQ_PBL_OFFSET; + + rc = qed_iwarp_alloc_cid(p_hwfn, &cid); + if (rc) + goto err1; + + qp->icid = (u16)cid; + + memset(&init_data, 0, sizeof(init_data)); + init_data.opaque_fid = p_hwfn->hw_info.opaque_fid; + init_data.cid = qp->icid; + init_data.comp_mode = QED_SPQ_MODE_EBLOCK; + + rc = qed_sp_init_request(p_hwfn, &p_ent, + IWARP_RAMROD_CMD_ID_CREATE_QP, + PROTOCOLID_IWARP, &init_data); + if (rc) + goto err2; + + p_ramrod = &p_ent->ramrod.iwarp_create_qp; + + SET_FIELD(p_ramrod->flags, + IWARP_CREATE_QP_RAMROD_DATA_FMR_AND_RESERVED_EN, + qp->fmr_and_reserved_lkey); + + SET_FIELD(p_ramrod->flags, + IWARP_CREATE_QP_RAMROD_DATA_SIGNALED_COMP, qp->signal_all); + + SET_FIELD(p_ramrod->flags, + IWARP_CREATE_QP_RAMROD_DATA_RDMA_RD_EN, + qp->incoming_rdma_read_en); + + SET_FIELD(p_ramrod->flags, + IWARP_CREATE_QP_RAMROD_DATA_RDMA_WR_EN, + qp->incoming_rdma_write_en); + + SET_FIELD(p_ramrod->flags, + IWARP_CREATE_QP_RAMROD_DATA_ATOMIC_EN, + qp->incoming_atomic_en); + + SET_FIELD(p_ramrod->flags, + IWARP_CREATE_QP_RAMROD_DATA_SRQ_FLG, qp->use_srq); + + p_ramrod->pd = qp->pd; + p_ramrod->sq_num_pages = qp->sq_num_pages; + p_ramrod->rq_num_pages = qp->rq_num_pages; + + p_ramrod->qp_handle_for_cqe.hi = cpu_to_le32(qp->qp_handle.hi); + p_ramrod->qp_handle_for_cqe.lo = cpu_to_le32(qp->qp_handle.lo); + + p_ramrod->cq_cid_for_sq = + cpu_to_le32((p_hwfn->hw_info.opaque_fid << 16) | qp->sq_cq_id); + p_ramrod->cq_cid_for_rq = + cpu_to_le32((p_hwfn->hw_info.opaque_fid << 16) | qp->rq_cq_id); + + p_ramrod->dpi = cpu_to_le16(qp->dpi); + + physical_queue = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_OFLD); + p_ramrod->physical_q0 = cpu_to_le16(physical_queue); + physical_queue = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_ACK); + p_ramrod->physical_q1 = cpu_to_le16(physical_queue); + + rc = qed_spq_post(p_hwfn, p_ent, NULL); + if (rc) + goto err2; + + return rc; + +err2: + qed_iwarp_cid_cleaned(p_hwfn, cid); +err1: + dma_free_coherent(&p_hwfn->cdev->pdev->dev, + IWARP_SHARED_QUEUE_PAGE_SIZE, + qp->shared_queue, qp->shared_queue_phys_addr); + + return rc; +} + +static int qed_iwarp_modify_fw(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp) +{ + struct iwarp_modify_qp_ramrod_data *p_ramrod; + struct qed_sp_init_data init_data; + struct qed_spq_entry *p_ent; + int rc; + + /* Get SPQ entry */ + memset(&init_data, 0, sizeof(init_data)); + init_data.cid = qp->icid; + init_data.opaque_fid = p_hwfn->hw_info.opaque_fid; + init_data.comp_mode = QED_SPQ_MODE_EBLOCK; + + rc = qed_sp_init_request(p_hwfn, &p_ent, + IWARP_RAMROD_CMD_ID_MODIFY_QP, + p_hwfn->p_rdma_info->proto, &init_data); + if (rc) + return rc; + + p_ramrod = &p_ent->ramrod.iwarp_modify_qp; + SET_FIELD(p_ramrod->flags, IWARP_MODIFY_QP_RAMROD_DATA_STATE_TRANS_EN, + 0x1); + if (qp->iwarp_state == QED_IWARP_QP_STATE_CLOSING) + p_ramrod->transition_to_state = IWARP_MODIFY_QP_STATE_CLOSING; + else + p_ramrod->transition_to_state = IWARP_MODIFY_QP_STATE_ERROR; + + rc = qed_spq_post(p_hwfn, p_ent, NULL); + + DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "QP(0x%x)rc=%d\n", qp->icid, rc); + + return rc; +} + +enum qed_iwarp_qp_state qed_roce2iwarp_state(enum qed_roce_qp_state state) +{ + switch (state) { + case QED_ROCE_QP_STATE_RESET: + case QED_ROCE_QP_STATE_INIT: + case QED_ROCE_QP_STATE_RTR: + return QED_IWARP_QP_STATE_IDLE; + case QED_ROCE_QP_STATE_RTS: + return QED_IWARP_QP_STATE_RTS; + case QED_ROCE_QP_STATE_SQD: + return QED_IWARP_QP_STATE_CLOSING; + case QED_ROCE_QP_STATE_ERR: + return QED_IWARP_QP_STATE_ERROR; + case QED_ROCE_QP_STATE_SQE: + return QED_IWARP_QP_STATE_TERMINATE; + default: + return QED_IWARP_QP_STATE_ERROR; + } +} + +static enum qed_roce_qp_state +qed_iwarp2roce_state(enum qed_iwarp_qp_state state) +{ + switch (state) { + case QED_IWARP_QP_STATE_IDLE: + return QED_ROCE_QP_STATE_INIT; + case QED_IWARP_QP_STATE_RTS: + return QED_ROCE_QP_STATE_RTS; + case QED_IWARP_QP_STATE_TERMINATE: + return QED_ROCE_QP_STATE_SQE; + case QED_IWARP_QP_STATE_CLOSING: + return QED_ROCE_QP_STATE_SQD; + case QED_IWARP_QP_STATE_ERROR: + return QED_ROCE_QP_STATE_ERR; + default: + return QED_ROCE_QP_STATE_ERR; + } +} + +const char *iwarp_state_names[] = { + "IDLE", + "RTS", + "TERMINATE", + "CLOSING", + "ERROR", +}; + +int +qed_iwarp_modify_qp(struct qed_hwfn *p_hwfn, + struct qed_rdma_qp *qp, + enum qed_iwarp_qp_state new_state, bool internal) +{ + enum qed_iwarp_qp_state prev_iw_state; + bool modify_fw = false; + int rc = 0; + + /* modify QP can be called from upper-layer or as a result of async + * RST/FIN... therefore need to protect + */ + spin_lock_bh(&p_hwfn->p_rdma_info->iwarp.qp_lock); + prev_iw_state = qp->iwarp_state; + + if (prev_iw_state == new_state) { + spin_unlock_bh(&p_hwfn->p_rdma_info->iwarp.qp_lock); + return 0; + } + + switch (prev_iw_state) { + case QED_IWARP_QP_STATE_IDLE: + switch (new_state) { + case QED_IWARP_QP_STATE_RTS: + qp->iwarp_state = QED_IWARP_QP_STATE_RTS; + break; + case QED_IWARP_QP_STATE_ERROR: + qp->iwarp_state = QED_IWARP_QP_STATE_ERROR; + if (!internal) + modify_fw = true; + break; + default: + break; + } + break; + case QED_IWARP_QP_STATE_RTS: + switch (new_state) { + case QED_IWARP_QP_STATE_CLOSING: + if (!internal) + modify_fw = true; + + qp->iwarp_state = QED_IWARP_QP_STATE_CLOSING; + break; + case QED_IWARP_QP_STATE_ERROR: + if (!internal) + modify_fw = true; + qp->iwarp_state = QED_IWARP_QP_STATE_ERROR; + break; + default: + break; + } + break; + case QED_IWARP_QP_STATE_ERROR: + switch (new_state) { + case QED_IWARP_QP_STATE_IDLE: + + qp->iwarp_state = new_state; + break; + case QED_IWARP_QP_STATE_CLOSING: + /* could happen due to race... do nothing.... */ + break; + default: + rc = -EINVAL; + } + break; + case QED_IWARP_QP_STATE_TERMINATE: + case QED_IWARP_QP_STATE_CLOSING: + qp->iwarp_state = new_state; + break; + default: + break; + } + + DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "QP(0x%x) %s --> %s%s\n", + qp->icid, + iwarp_state_names[prev_iw_state], + iwarp_state_names[qp->iwarp_state], + internal ? "internal" : ""); + + spin_unlock_bh(&p_hwfn->p_rdma_info->iwarp.qp_lock); + + if (modify_fw) + rc = qed_iwarp_modify_fw(p_hwfn, qp); + + return rc; +} + +int qed_iwarp_fw_destroy(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp) +{ + struct qed_sp_init_data init_data; + struct qed_spq_entry *p_ent; + int rc; + + /* Get SPQ entry */ + memset(&init_data, 0, sizeof(init_data)); + init_data.cid = qp->icid; + init_data.opaque_fid = p_hwfn->hw_info.opaque_fid; + init_data.comp_mode = QED_SPQ_MODE_EBLOCK; + + rc = qed_sp_init_request(p_hwfn, &p_ent, + IWARP_RAMROD_CMD_ID_DESTROY_QP, + p_hwfn->p_rdma_info->proto, &init_data); + if (rc) + return rc; + + rc = qed_spq_post(p_hwfn, p_ent, NULL); + + DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "QP(0x%x) rc = %d\n", qp->icid, rc); + + return rc; +} + +int qed_iwarp_destroy_qp(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp) +{ + int rc = 0; + + if (qp->iwarp_state != QED_IWARP_QP_STATE_ERROR) { + rc = qed_iwarp_modify_qp(p_hwfn, qp, + QED_IWARP_QP_STATE_ERROR, false); + if (rc) + return rc; + } + + rc = qed_iwarp_fw_destroy(p_hwfn, qp); + + if (qp->shared_queue) + dma_free_coherent(&p_hwfn->cdev->pdev->dev, + IWARP_SHARED_QUEUE_PAGE_SIZE, + qp->shared_queue, qp->shared_queue_phys_addr); + + return rc; +} + +#define QED_IWARP_MAX_CID_CLEAN_TIME 100 +#define QED_IWARP_MAX_NO_PROGRESS_CNT 5 + +/* This function waits for all the bits of a bmap to be cleared, as long as + * there is progress ( i.e. the number of bits left to be cleared decreases ) + * the function continues. + */ +static int +qed_iwarp_wait_cid_map_cleared(struct qed_hwfn *p_hwfn, struct qed_bmap *bmap) +{ + int prev_weight = 0; + int wait_count = 0; + int weight = 0; + + weight = bitmap_weight(bmap->bitmap, bmap->max_count); + prev_weight = weight; + + while (weight) { + msleep(QED_IWARP_MAX_CID_CLEAN_TIME); + + weight = bitmap_weight(bmap->bitmap, bmap->max_count); + + if (prev_weight == weight) { + wait_count++; + } else { + prev_weight = weight; + wait_count = 0; + } + + if (wait_count > QED_IWARP_MAX_NO_PROGRESS_CNT) { + DP_NOTICE(p_hwfn, + "%s bitmap wait timed out (%d cids pending)\n", + bmap->name, weight); + return -EBUSY; + } + } + return 0; +} + +static int qed_iwarp_wait_for_all_cids(struct qed_hwfn *p_hwfn) +{ + /* Now wait for all cids to be completed */ + return qed_iwarp_wait_cid_map_cleared(p_hwfn, + &p_hwfn->p_rdma_info->cid_map); +} + +int qed_iwarp_alloc(struct qed_hwfn *p_hwfn) +{ + spin_lock_init(&p_hwfn->p_rdma_info->iwarp.iw_lock); + + return 0; +} + +void qed_iwarp_resc_free(struct qed_hwfn *p_hwfn) +{ +} + +int qed_iwarp_setup(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt, + struct qed_rdma_start_in_params *params) +{ + struct qed_iwarp_info *iwarp_info; + u32 rcv_wnd_size; + int rc = 0; + + iwarp_info = &p_hwfn->p_rdma_info->iwarp; + + iwarp_info->tcp_flags = QED_IWARP_TS_EN; + rcv_wnd_size = QED_IWARP_RCV_WND_SIZE_DEF; + + /* value 0 is used for ilog2(QED_IWARP_RCV_WND_SIZE_MIN) */ + iwarp_info->rcv_wnd_scale = ilog2(rcv_wnd_size) - + ilog2(QED_IWARP_RCV_WND_SIZE_MIN); + iwarp_info->crc_needed = QED_IWARP_PARAM_CRC_NEEDED; + iwarp_info->mpa_rev = MPA_NEGOTIATION_TYPE_ENHANCED; + + iwarp_info->peer2peer = QED_IWARP_PARAM_P2P; + + spin_lock_init(&p_hwfn->p_rdma_info->iwarp.qp_lock); + + qed_spq_register_async_cb(p_hwfn, PROTOCOLID_IWARP, + qed_iwarp_async_event); + + return rc; +} + +int qed_iwarp_stop(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt) +{ + int rc; + + rc = qed_iwarp_wait_for_all_cids(p_hwfn); + if (rc) + return rc; + + qed_spq_unregister_async_cb(p_hwfn, PROTOCOLID_IWARP); + + return 0; +} + +static int qed_iwarp_async_event(struct qed_hwfn *p_hwfn, + u8 fw_event_code, u16 echo, + union event_ring_data *data, + u8 fw_return_code) +{ + return 0; +} + +void +qed_iwarp_query_qp(struct qed_rdma_qp *qp, + struct qed_rdma_query_qp_out_params *out_params) +{ + out_params->state = qed_iwarp2roce_state(qp->iwarp_state); +} diff --git a/drivers/net/ethernet/qlogic/qed/qed_iwarp.h b/drivers/net/ethernet/qlogic/qed/qed_iwarp.h new file mode 100644 index 0000000..05e5e45 --- /dev/null +++ b/drivers/net/ethernet/qlogic/qed/qed_iwarp.h @@ -0,0 +1,85 @@ +/* QLogic qed NIC Driver + * Copyright (c) 2015-2017 QLogic Corporation + * + * This software is available to you under a choice of one of two + * licenses. You may choose to be licensed under the terms of the GNU + * General Public License (GPL) Version 2, available from the file + * COPYING in the main directory of this source tree, or the + * OpenIB.org BSD license below: + * + * Redistribution and use in source and binary forms, with or + * without modification, are permitted provided that the following + * conditions are met: + * + * - Redistributions of source code must retain the above + * copyright notice, this list of conditions and the following + * disclaimer. + * + * - Redistributions in binary form must reproduce the above + * copyright notice, this list of conditions and the following + * disclaimer in the documentation and /or other materials + * provided with the distribution. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF + * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS + * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN + * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN + * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE + * SOFTWARE. + */ +#ifndef _QED_IWARP_H +#define _QED_IWARP_H + +enum qed_iwarp_qp_state { + QED_IWARP_QP_STATE_IDLE, + QED_IWARP_QP_STATE_RTS, + QED_IWARP_QP_STATE_TERMINATE, + QED_IWARP_QP_STATE_CLOSING, + QED_IWARP_QP_STATE_ERROR, +}; + +enum qed_iwarp_qp_state qed_roce2iwarp_state(enum qed_roce_qp_state state); + +struct qed_iwarp_info { + spinlock_t iw_lock; /* for iwarp resources */ + spinlock_t qp_lock; /* for teardown races */ + u32 rcv_wnd_scale; + u16 max_mtu; + u8 mac_addr[ETH_ALEN]; + u8 crc_needed; + u8 tcp_flags; + u8 peer2peer; + enum mpa_negotiation_mode mpa_rev; + enum mpa_rtr_type rtr_type; +}; + +int qed_iwarp_alloc(struct qed_hwfn *p_hwfn); + +int qed_iwarp_setup(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt, + struct qed_rdma_start_in_params *params); + +int qed_iwarp_stop(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt); + +void qed_iwarp_resc_free(struct qed_hwfn *p_hwfn); + +void qed_iwarp_init_devinfo(struct qed_hwfn *p_hwfn); + +void qed_iwarp_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt); + +int qed_iwarp_create_qp(struct qed_hwfn *p_hwfn, + struct qed_rdma_qp *qp, + struct qed_rdma_create_qp_out_params *out_params); + +int qed_iwarp_modify_qp(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp, + enum qed_iwarp_qp_state new_state, bool internal); + +int qed_iwarp_destroy_qp(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp); + +int qed_iwarp_fw_destroy(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp); + +void qed_iwarp_query_qp(struct qed_rdma_qp *qp, + struct qed_rdma_query_qp_out_params *out_params); + +#endif diff --git a/drivers/net/ethernet/qlogic/qed/qed_rdma.c b/drivers/net/ethernet/qlogic/qed/qed_rdma.c index df76e21..ee6887f 100644 --- a/drivers/net/ethernet/qlogic/qed/qed_rdma.c +++ b/drivers/net/ethernet/qlogic/qed/qed_rdma.c @@ -161,7 +161,10 @@ static int qed_rdma_alloc(struct qed_hwfn *p_hwfn, num_cons = qed_cxt_get_proto_cid_count(p_hwfn, p_rdma_info->proto, NULL); - p_rdma_info->num_qps = num_cons / 2; + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) + p_rdma_info->num_qps = num_cons; + else + p_rdma_info->num_qps = num_cons / 2; /* 2 cids per qp */ num_tasks = qed_cxt_get_proto_tid_count(p_hwfn, PROTOCOLID_ROCE); @@ -252,6 +255,13 @@ static int qed_rdma_alloc(struct qed_hwfn *p_hwfn, "Failed to allocate real cid bitmap, rc = %d\n", rc); goto free_cid_map; } + + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) + rc = qed_iwarp_alloc(p_hwfn); + + if (rc) + goto free_cid_map; + DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Allocation successful\n"); return 0; @@ -329,6 +339,9 @@ static void qed_rdma_resc_free(struct qed_hwfn *p_hwfn) { struct qed_rdma_info *p_rdma_info = p_hwfn->p_rdma_info; + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) + qed_iwarp_resc_free(p_hwfn); + qed_rdma_bmap_free(p_hwfn, &p_hwfn->p_rdma_info->cid_map, 1); qed_rdma_bmap_free(p_hwfn, &p_hwfn->p_rdma_info->pd_map, 1); qed_rdma_bmap_free(p_hwfn, &p_hwfn->p_rdma_info->dpi_map, 1); @@ -470,6 +483,9 @@ static void qed_rdma_init_devinfo(struct qed_hwfn *p_hwfn, if (pci_status_control & PCI_EXP_DEVCTL2_LTR_EN) SET_FIELD(dev->dev_caps, QED_RDMA_DEV_CAP_ATOMIC_OP, 1); + + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) + qed_iwarp_init_devinfo(p_hwfn); } static void qed_rdma_init_port(struct qed_hwfn *p_hwfn) @@ -490,29 +506,17 @@ static void qed_rdma_init_port(struct qed_hwfn *p_hwfn) static int qed_rdma_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt) { - u32 ll2_ethertype_en; + int rc = 0; DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Initializing HW\n"); p_hwfn->b_rdma_enabled_in_prs = false; - qed_wr(p_hwfn, p_ptt, PRS_REG_ROCE_DEST_QP_MAX_PF, 0); + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) + qed_iwarp_init_hw(p_hwfn, p_ptt); + else + rc = qed_roce_init_hw(p_hwfn, p_ptt); - p_hwfn->rdma_prs_search_reg = PRS_REG_SEARCH_ROCE; - - /* We delay writing to this reg until first cid is allocated. See - * qed_cxt_dynamic_ilt_alloc function for more details - */ - ll2_ethertype_en = qed_rd(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN); - qed_wr(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN, - (ll2_ethertype_en | 0x01)); - - if (qed_cxt_get_proto_cid_start(p_hwfn, PROTOCOLID_ROCE) % 2) { - DP_NOTICE(p_hwfn, "The first RoCE's cid should be even\n"); - return -EINVAL; - } - - DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Initializing HW - Done\n"); - return 0; + return rc; } static int qed_rdma_start_fw(struct qed_hwfn *p_hwfn, @@ -544,7 +548,10 @@ static int qed_rdma_start_fw(struct qed_hwfn *p_hwfn, if (rc) return rc; - p_ramrod = &p_ent->ramrod.roce_init_func.rdma; + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) + p_ramrod = &p_ent->ramrod.iwarp_init_func.rdma; + else + p_ramrod = &p_ent->ramrod.roce_init_func.rdma; p_params_header = &p_ramrod->params_header; p_params_header->cnq_start_offset = (u8)RESC_START(p_hwfn, @@ -641,7 +648,15 @@ static int qed_rdma_setup(struct qed_hwfn *p_hwfn, if (rc) return rc; - qed_roce_setup(p_hwfn); + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) { + rc = qed_iwarp_setup(p_hwfn, p_ptt, params); + if (rc) + return rc; + } else { + rc = qed_roce_setup(p_hwfn); + if (rc) + return rc; + } return qed_rdma_start_fw(p_hwfn, params, p_ptt); } @@ -675,7 +690,16 @@ int qed_rdma_stop(void *rdma_cxt) qed_wr(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN, (ll2_ethertype_en & 0xFFFE)); - qed_roce_stop(p_hwfn); + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) { + rc = qed_iwarp_stop(p_hwfn, p_ptt); + if (rc) { + qed_ptt_release(p_hwfn, p_ptt); + return rc; + } + } else { + qed_roce_stop(p_hwfn); + } + qed_ptt_release(p_hwfn, p_ptt); /* Get SPQ entry */ @@ -810,7 +834,9 @@ static int qed_fill_rdma_dev_info(struct qed_dev *cdev, memset(info, 0, sizeof(*info)); - info->rdma_type = QED_RDMA_TYPE_ROCE; + info->rdma_type = QED_IS_ROCE_PERSONALITY(p_hwfn) ? + QED_RDMA_TYPE_ROCE : QED_RDMA_TYPE_IWARP; + info->user_dpm_enabled = (p_hwfn->db_bar_no_edpm == 0); qed_fill_dev_info(cdev, &info->common); @@ -1112,7 +1138,7 @@ static int qed_rdma_query_qp(void *rdma_cxt, struct qed_rdma_query_qp_out_params *out_params) { struct qed_hwfn *p_hwfn = (struct qed_hwfn *)rdma_cxt; - int rc; + int rc = 0; DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid); @@ -1138,7 +1164,10 @@ static int qed_rdma_query_qp(void *rdma_cxt, out_params->max_dest_rd_atomic = qp->max_rd_atomic_resp; out_params->sqd_async = qp->sqd_async; - rc = qed_roce_query_qp(p_hwfn, qp, out_params); + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) + qed_iwarp_query_qp(qp, out_params); + else + rc = qed_roce_query_qp(p_hwfn, qp, out_params); DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Query QP, rc = %d\n", rc); return rc; @@ -1151,7 +1180,10 @@ static int qed_rdma_destroy_qp(void *rdma_cxt, struct qed_rdma_qp *qp) DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid); - rc = qed_roce_destroy_qp(p_hwfn, qp); + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) + rc = qed_iwarp_destroy_qp(p_hwfn, qp); + else + rc = qed_roce_destroy_qp(p_hwfn, qp); /* free qp params struct */ kfree(qp); @@ -1190,20 +1222,27 @@ static int qed_rdma_destroy_qp(void *rdma_cxt, struct qed_rdma_qp *qp) return NULL; } + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) { + if (in_params->sq_num_pages * sizeof(struct regpair) > + IWARP_SHARED_QUEUE_PAGE_SQ_PBL_MAX_SIZE) { + DP_NOTICE(p_hwfn->cdev, + "Sq num pages: %d exceeds maximum\n", + in_params->sq_num_pages); + return NULL; + } + if (in_params->rq_num_pages * sizeof(struct regpair) > + IWARP_SHARED_QUEUE_PAGE_RQ_PBL_MAX_SIZE) { + DP_NOTICE(p_hwfn->cdev, + "Rq num pages: %d exceeds maximum\n", + in_params->rq_num_pages); + return NULL; + } + } + qp = kzalloc(sizeof(*qp), GFP_KERNEL); if (!qp) return NULL; - rc = qed_roce_alloc_cid(p_hwfn, &qp->icid); - qp->qpid = ((0xFF << 16) | qp->icid); - - DP_INFO(p_hwfn, "ROCE qpid=%x\n", qp->qpid); - - if (rc) { - kfree(qp); - return NULL; - } - qp->cur_state = QED_ROCE_QP_STATE_RESET; qp->qp_handle.hi = cpu_to_le32(in_params->qp_handle_hi); qp->qp_handle.lo = cpu_to_le32(in_params->qp_handle_lo); @@ -1226,6 +1265,19 @@ static int qed_rdma_destroy_qp(void *rdma_cxt, struct qed_rdma_qp *qp) qp->e2e_flow_control_en = qp->use_srq ? false : true; qp->stats_queue = in_params->stats_queue; + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) { + rc = qed_iwarp_create_qp(p_hwfn, qp, out_params); + qp->qpid = qp->icid; + } else { + rc = qed_roce_alloc_cid(p_hwfn, &qp->icid); + qp->qpid = ((0xFF << 16) | qp->icid); + } + + if (rc) { + kfree(qp); + return NULL; + } + out_params->icid = qp->icid; out_params->qp_id = qp->qpid; @@ -1324,7 +1376,14 @@ static int qed_rdma_modify_qp(void *rdma_cxt, qp->cur_state); } - rc = qed_roce_modify_qp(p_hwfn, qp, prev_state, params); + if (QED_IS_IWARP_PERSONALITY(p_hwfn)) { + enum qed_iwarp_qp_state new_state = + qed_roce2iwarp_state(qp->cur_state); + + rc = qed_iwarp_modify_qp(p_hwfn, qp, new_state, 0); + } else { + rc = qed_roce_modify_qp(p_hwfn, qp, prev_state, params); + } DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Modify QP, rc = %d\n", rc); return rc; diff --git a/drivers/net/ethernet/qlogic/qed/qed_rdma.h b/drivers/net/ethernet/qlogic/qed/qed_rdma.h index d91e5c4..90e4e0f 100644 --- a/drivers/net/ethernet/qlogic/qed/qed_rdma.h +++ b/drivers/net/ethernet/qlogic/qed/qed_rdma.h @@ -42,6 +42,7 @@ #include "qed.h" #include "qed_dev_api.h" #include "qed_hsi.h" +#include "qed_iwarp.h" #include "qed_roce.h" #define QED_RDMA_MAX_FMR (RDMA_MAX_TIDS) @@ -97,6 +98,7 @@ struct qed_rdma_info { u16 queue_zone_base; u16 max_queue_zones; enum protocol_type proto; + struct qed_iwarp_info iwarp; }; struct qed_rdma_qp { @@ -105,6 +107,7 @@ struct qed_rdma_qp { u32 qpid; u16 icid; enum qed_roce_qp_state cur_state; + enum qed_iwarp_qp_state iwarp_state; bool use_srq; bool signal_all; bool fmr_and_reserved_lkey; diff --git a/drivers/net/ethernet/qlogic/qed/qed_roce.c b/drivers/net/ethernet/qlogic/qed/qed_roce.c index e53adc3..fb7c2d1 100644 --- a/drivers/net/ethernet/qlogic/qed/qed_roce.c +++ b/drivers/net/ethernet/qlogic/qed/qed_roce.c @@ -1149,3 +1149,23 @@ int qed_roce_setup(struct qed_hwfn *p_hwfn) qed_roce_async_event); } +int qed_roce_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt) +{ + u32 ll2_ethertype_en; + + qed_wr(p_hwfn, p_ptt, PRS_REG_ROCE_DEST_QP_MAX_PF, 0); + + p_hwfn->rdma_prs_search_reg = PRS_REG_SEARCH_ROCE; + + ll2_ethertype_en = qed_rd(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN); + qed_wr(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN, + (ll2_ethertype_en | 0x01)); + + if (qed_cxt_get_proto_cid_start(p_hwfn, PROTOCOLID_ROCE) % 2) { + DP_NOTICE(p_hwfn, "The first RoCE's cid should be even\n"); + return -EINVAL; + } + + DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Initializing HW - Done\n"); + return 0; +} diff --git a/drivers/net/ethernet/qlogic/qed/qed_sp.h b/drivers/net/ethernet/qlogic/qed/qed_sp.h index 56c95fb..c3752c5 100644 --- a/drivers/net/ethernet/qlogic/qed/qed_sp.h +++ b/drivers/net/ethernet/qlogic/qed/qed_sp.h @@ -104,12 +104,15 @@ int qed_eth_cqe_completion(struct qed_hwfn *p_hwfn, struct roce_query_qp_req_ramrod_data roce_query_qp_req; struct roce_destroy_qp_resp_ramrod_data roce_destroy_qp_resp; struct roce_destroy_qp_req_ramrod_data roce_destroy_qp_req; + struct roce_init_func_ramrod_data roce_init_func; struct rdma_create_cq_ramrod_data rdma_create_cq; struct rdma_destroy_cq_ramrod_data rdma_destroy_cq; struct rdma_srq_create_ramrod_data rdma_create_srq; struct rdma_srq_destroy_ramrod_data rdma_destroy_srq; struct rdma_srq_modify_ramrod_data rdma_modify_srq; - struct roce_init_func_ramrod_data roce_init_func; + struct iwarp_create_qp_ramrod_data iwarp_create_qp; + struct iwarp_modify_qp_ramrod_data iwarp_modify_qp; + struct iwarp_init_func_ramrod_data iwarp_init_func; struct fcoe_init_ramrod_params fcoe_init; struct fcoe_conn_offload_ramrod_params fcoe_conn_ofld; struct fcoe_conn_terminate_ramrod_params fcoe_conn_terminate; diff --git a/include/linux/qed/iwarp_common.h b/include/linux/qed/iwarp_common.h new file mode 100644 index 0000000..b8b3e1c --- /dev/null +++ b/include/linux/qed/iwarp_common.h @@ -0,0 +1,53 @@ +/* QLogic qed NIC Driver + * Copyright (c) 2015-2017 QLogic Corporation + * + * This software is available to you under a choice of one of two + * licenses. You may choose to be licensed under the terms of the GNU + * General Public License (GPL) Version 2, available from the file + * COPYING in the main directory of this source tree, or the + * OpenIB.org BSD license below: + * + * Redistribution and use in source and binary forms, with or + * without modification, are permitted provided that the following + * conditions are met: + * + * - Redistributions of source code must retain the above + * copyright notice, this list of conditions and the following + * disclaimer. + * + * - Redistributions in binary form must reproduce the above + * copyright notice, this list of conditions and the following + * disclaimer in the documentation and /or other materials + * provided with the distribution. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF + * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS + * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN + * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN + * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE + * SOFTWARE. + */ +#ifndef __IWARP_COMMON__ +#define __IWARP_COMMON__ +#include +/************************/ +/* IWARP FW CONSTANTS */ +/************************/ + +#define IWARP_ACTIVE_MODE 0 +#define IWARP_PASSIVE_MODE 1 + +#define IWARP_SHARED_QUEUE_PAGE_SIZE (0x8000) +#define IWARP_SHARED_QUEUE_PAGE_RQ_PBL_OFFSET (0x4000) +#define IWARP_SHARED_QUEUE_PAGE_RQ_PBL_MAX_SIZE (0x1000) +#define IWARP_SHARED_QUEUE_PAGE_SQ_PBL_OFFSET (0x5000) +#define IWARP_SHARED_QUEUE_PAGE_SQ_PBL_MAX_SIZE (0x3000) + +#define IWARP_REQ_MAX_INLINE_DATA_SIZE (128) +#define IWARP_REQ_MAX_SINGLE_SQ_WQE_SIZE (176) + +#define IWARP_MAX_QPS (64 * 1024) + +#endif /* __IWARP_COMMON__ */ diff --git a/include/linux/qed/qed_rdma_if.h b/include/linux/qed/qed_rdma_if.h index ff9be01..5b4bb09 100644 --- a/include/linux/qed/qed_rdma_if.h +++ b/include/linux/qed/qed_rdma_if.h @@ -491,6 +491,7 @@ struct qed_roce_ll2_packet { enum qed_rdma_type { QED_RDMA_TYPE_ROCE, + QED_RDMA_TYPE_IWARP }; struct qed_dev_rdma_info {