From patchwork Sat Mar 17 18:30:10 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sinan Kaya X-Patchwork-Id: 10290943 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 3A8266055D for ; Sat, 17 Mar 2018 18:30:19 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2D0C628FDB for ; Sat, 17 Mar 2018 18:30:19 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 212E028FDC; Sat, 17 Mar 2018 18:30:19 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=unavailable version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8C12D28FDB for ; Sat, 17 Mar 2018 18:30:18 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753402AbeCQSaQ (ORCPT ); Sat, 17 Mar 2018 14:30:16 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:49526 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753192AbeCQSaP (ORCPT ); Sat, 17 Mar 2018 14:30:15 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 9BFD260C5F; Sat, 17 Mar 2018 18:30:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1521311414; bh=BY5V6U43wSh13C0CApjqMEz8+NI2T1AiUkhxuA/0w+4=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=oocYuQZoFNQ6t0aPYzDpkuIZjB5YULHoUPSRSpXVTTCpzhc3K/WZzQzxatG/jsqGR E2cPaAUCsZG98PwcQxuWBjRprjsUSU8wzlhAIWScrTt7u0k9QxNHRD2uMLZh0c8ZWx 9xRvsuXbtrvL9LnF95u2GCMyOq4gsGw3XGSwT8NI= Received: from [10.235.228.150] (global_nat1_iad_fw.qualcomm.com [129.46.232.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: okaya@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id B5AEB600C1; Sat, 17 Mar 2018 18:30:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1521311413; bh=BY5V6U43wSh13C0CApjqMEz8+NI2T1AiUkhxuA/0w+4=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=kwLrSxh9eRDZK4yNOTdfuIfUSRb5NG3Ya5oRPq7uOAYBWytKR8JGtaDDguW5KQUfp 6UBLJL1kHcR3p1VrkktiRfrCAqdIPVQGhxrpWhKsVzUyXzRRzWK8WmZjCJAvxwJG1F qozcItm/DkuV34TjglAOdgxLJhXoW0g6ncFfa/QQ= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org B5AEB600C1 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=okaya@codeaurora.org Subject: Re: [PATCH v3 18/18] infiniband: cxgb4: Eliminate duplicate barriers on weakly-ordered archs To: Jason Gunthorpe Cc: Steve Wise , netdev@vger.kernel.org, timur@codeaurora.org, sulrich@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, 'Steve Wise' , 'Doug Ledford' , linux-rdma@vger.kernel.org, linux-kernel@vger.kernel.org, 'Michael Werner' , 'Casey Leedom' , "open list:LINUX FOR POWERPC (32-BIT AND 64-BIT)" References: <1521216991-28706-1-git-send-email-okaya@codeaurora.org> <1521216991-28706-19-git-send-email-okaya@codeaurora.org> <003601d3bd6a$783d6970$68b83c50$@opengridcomputing.com> <83387f6e-adcb-14e9-2c22-96abf9493cc6@codeaurora.org> <004501d3bd7b$505e70f0$f11b52d0$@opengridcomputing.com> <740c7d45-450e-c9b3-ceed-7bc7fcefbc5a@codeaurora.org> <71e37a55-537b-d75a-cfde-f188b7cfce8e@codeaurora.org> <1f5e3b14-05a1-08d0-c0cb-00805526448d@codeaurora.org> <20180317150520.GA23463@ziepe.ca> From: Sinan Kaya Message-ID: Date: Sat, 17 Mar 2018 14:30:10 -0400 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0 MIME-Version: 1.0 In-Reply-To: <20180317150520.GA23463@ziepe.ca> Content-Language: en-US Sender: linux-rdma-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-rdma@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP +linuxppc-dev@lists.ozlabs.org On 3/17/2018 11:05 AM, Jason Gunthorpe wrote: > On Sat, Mar 17, 2018 at 12:25:14AM -0400, Sinan Kaya wrote: >> On 3/17/2018 12:03 AM, Sinan Kaya wrote: >>> On 3/16/2018 11:40 PM, Sinan Kaya wrote: >>>> I'll change writel_relaxed() with __raw_writel() in the series like you suggested >>>> and also look at your other comments. >>> >>> I spoke too soon. >>> >>> Now that I realized, code needs to follow one of the following patterns for correctness >>> >>> 1) >>> wmb() >>> writel()/writel_relaxed() >>> >>> or >>> >>> 2) >>> wmb() >>> __raw_wrltel() >>> mmiowb() >>> >>> but definitely not >>> >>> wmb() >>> __raw_wrltel() >>> >>> Since #1 == #2, I'll stick to my current implementation of writel_relaxed() >>> >>> Changing writel() to writel_relaxed() or __raw_writel() isn't enough. PowerPC needs mmiowb() >>> for correctness. ARM's mmiowb() implementation is empty. >>> >>> So, there is no one size fits all solution with the current state of affairs. >>> >>> >> >> I think I finally got what you mean. >> >> Code seems to have >> >> wmb() >> writel()/writeq() >> wmb() >> >> this can be safely replaced with >> >> wmb() >> __raw_writel()/__raw_writeq() >> wmb() >> >> This will work on all arches. Below is the new version. Let me know if this is OK. >> >> +++ b/drivers/infiniband/hw/cxgb4/t4.h >> @@ -457,7 +457,7 @@ static inline void pio_copy(u64 __iomem *dst, u64 *src) >> int count = 8; >> >> while (count) { >> - writeq(*src, dst); >> + __raw_writeq(*src, dst); >> src++; >> dst++; >> count--; >> @@ -477,15 +477,16 @@ static inline void t4_ring_sq_db(struct t4_wq *wq, u16 inc, union t4_wr *wqe) >> (u64 *)wqe); >> } else { >> pr_debug("DB wq->sq.pidx = %d\n", wq->sq.pidx); >> - writel(PIDX_T5_V(inc) | QID_V(wq->sq.bar2_qid), >> - wq->sq.bar2_va + SGE_UDB_KDOORBELL); >> + __raw_writel(PIDX_T5_V(inc) | QID_V(wq->sq.bar2_qid), >> + wq->sq.bar2_va + SGE_UDB_KDOORBELL); >> } >> >> /* Flush user doorbell area writes. */ >> wmb(); >> return; >> } >> - writel(QID_V(wq->sq.qid) | PIDX_V(inc), wq->db); >> + __raw_writel(QID_V(wq->sq.qid) | PIDX_V(inc), wq->db); >> + mmiowmb() >> } >> >> static inline void t4_ring_rq_db(struct t4_wq *wq, u16 inc, >> @@ -502,15 +503,16 @@ static inline void t4_ring_rq_db(struct t4_wq *wq, u16 inc, >> (void *)wqe); >> } else { >> pr_debug("DB wq->rq.pidx = %d\n", wq->rq.pidx); >> - writel(PIDX_T5_V(inc) | QID_V(wq->rq.bar2_qid), >> - wq->rq.bar2_va + SGE_UDB_KDOORBELL); >> + __raw_writel(PIDX_T5_V(inc) | QID_V(wq->rq.bar2_qid), >> + wq->rq.bar2_va + SGE_UDB_KDOORBELL); >> } >> >> /* Flush user doorbell area writes. */ >> wmb(); >> return; >> } >> - writel(QID_V(wq->rq.qid) | PIDX_V(inc), wq->db); >> + __raw_writel(QID_V(wq->rq.qid) | PIDX_V(inc), wq->db); >> + mmiowmb(); > > No! NAK! Adding *new* barriers to use the *wrong* accessor is crazy! > > Your first patch was right, replacing > wmb() > writel() > > With wmb(); writel_relaxed() is fine, and helps ARM. > > The problem with PPC has nothing to do with the writel, it is with the > spinlock, and we can't improve it without adding some new > infrastructure. Certainly don't hack around the problem by using > __raw_writel in multi-arch drivers! > > In userspace we settled on something like this as a pattern: > > mmio_wc_spin_lock() > writel_wc_mmio() > mmio_wc_spin_unlock() > > Where mmio_wc_spin_unlock incorporates the mmiowmb and is defined to > fully contain all MMIO access to WC and UC memory. > > Due to our userspace the pattern is specifically used with MMIO writes > to WC BAR memory, but it could be generalized.. > > This allows all known arches to use the best code in all cases. x86 > can even optimize a lot and combine the mmiowmb() into the > spin_unlock, apparently. Given both Dave [1] and Jason's feedback, we have to ask PowerPC developers to fix writel_relaxed(). Otherwise, PowerPC won't be able to take advantage of the optimizations introduced in this series. I don't think we need writel_really_relaxed() API. Somebody also has to take a task and work very hard to get rid of __raw_writeX() APIs in drivers/net directory. It looked like a very common practice though it clearly violates multiarch portability concerns Jason and Deve highlighted. This will be the next version: iff --git a/drivers/infiniband/hw/cxgb4/t4.h b/drivers/infiniband/hw/cxgb4/t4.h index 8369c7c..6e5658a 100644 [1] https://lkml.org/lkml/2018/3/17/100 > > Jason > --- a/drivers/infiniband/hw/cxgb4/t4.h +++ b/drivers/infiniband/hw/cxgb4/t4.h @@ -457,7 +457,7 @@ static inline void pio_copy(u64 __iomem *dst, u64 *src) int count = 8; while (count) { - writeq(*src, dst); + writeq_relaxed(*src, dst); src++; dst++; count--; @@ -477,15 +477,15 @@ static inline void t4_ring_sq_db(struct t4_wq *wq, u16 inc, union t4_wr *wqe) (u64 *)wqe); } else { pr_debug("DB wq->sq.pidx = %d\n", wq->sq.pidx); - writel(PIDX_T5_V(inc) | QID_V(wq->sq.bar2_qid), - wq->sq.bar2_va + SGE_UDB_KDOORBELL); + writel_relaxed(PIDX_T5_V(inc) | QID_V(wq->sq.bar2_qid), + wq->sq.bar2_va + SGE_UDB_KDOORBELL); } /* Flush user doorbell area writes. */ wmb(); return; } - writel(QID_V(wq->sq.qid) | PIDX_V(inc), wq->db); + writel_relaxed(QID_V(wq->sq.qid) | PIDX_V(inc), wq->db); } static inline void t4_ring_rq_db(struct t4_wq *wq, u16 inc, @@ -502,15 +502,15 @@ static inline void t4_ring_rq_db(struct t4_wq *wq, u16 inc, (void *)wqe); } else { pr_debug("DB wq->rq.pidx = %d\n", wq->rq.pidx); - writel(PIDX_T5_V(inc) | QID_V(wq->rq.bar2_qid), - wq->rq.bar2_va + SGE_UDB_KDOORBELL); + writel_relaxed(PIDX_T5_V(inc) | QID_V(wq->rq.bar2_qid), + wq->rq.bar2_va + SGE_UDB_KDOORBELL); } /* Flush user doorbell area writes. */ wmb(); return; } - writel(QID_V(wq->rq.qid) | PIDX_V(inc), wq->db); + writel_relaxed(QID_V(wq->rq.qid) | PIDX_V(inc), wq->db); }