From patchwork Wed May 18 19:44:28 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Shah X-Patchwork-Id: 12854036 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2DDA3C433F5 for ; Wed, 18 May 2022 19:47:05 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242169AbiERTrD (ORCPT ); Wed, 18 May 2022 15:47:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37800 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242165AbiERTrC (ORCPT ); Wed, 18 May 2022 15:47:02 -0400 Received: from NAM02-BN1-obe.outbound.protection.outlook.com (mail-bn1nam07on2049.outbound.protection.outlook.com [40.107.212.49]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 091991BDAC9; Wed, 18 May 2022 12:47:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=mey6CI1sGUW27IwpyNwfaTT3mnqjBkVJOlkM2rP7JyvsmI8FFMxSJuWZvstOKCNYlxFptDTMzFhL3XILepzdfklt9rtMJpNxLVzxOciy1afUz8vR/F112O0fPXhcJLbIbXS4UunpnfJvtLvdsRl2YCJtJ99UevLgurHR5eJrdqYJFqPeN0kNHvdNYxIPylFrY9cEMNEMT0IWYA1wcN9wAe0DXUJ6342C6O5EJHXRkrf1wQzJCVx0IaNDri2xHFjdb47xwJUTQXwGXsZ7bqPsr01fg8NmYAyVd8WWW7oI2h5QVRoz934BYblmM/7Jm0zFpBNg38xSeM4aAagfPYud5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0CPe6sE+1Vvm8B2eUAxfvYVLArDFGX4SVTdTXREt99Q=; b=AL9UCE4MFGEv1bgQDJDpXrcaj0lOhMHGRTgThkI+vTvoqHP/8Fx/6c5vKgZA5y+52tjSUTjcq+aZDB+sPIipMcHkK4OKSJ4RhdwDkr+egGN1ohWpqBVviMLEypIK8X13uvh66LgHPrRBFsppOVLa/VL8PR0NwE/vNVNfB+MypXPHd331mQ3QuuoFhvniFg7FCf3tHgSx+Ge4DKgFvnN66eJFvsNwZEK/x7p+jRrs0goUM93mS6/Nq6zk71DgglwgjjAq2j3bkWjbQhTcaeq2xpt1EeN8H23mbUOTkVDMzdFD5NOoEJrvP7oIyw3XTyjm9xfsT61QZ3v1z5WxCjIs4Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=linaro.org smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0CPe6sE+1Vvm8B2eUAxfvYVLArDFGX4SVTdTXREt99Q=; b=jZcobKq7+98+AzVa6n7E8JzgXmt6YKEXnIqlT+KLtfunKQ2Lul6aM5vf+tAay8RJ4dPe2Yecdl4qzQ7NkkgBBVBbj5f+VEkbRRO6AOCdRzVJhdhy8RDAxrzT/C+TTrTvKe8ZX4pXxCvOpALPfT+7gBgo0oSc0V1uUu4JnOarsJY= Received: from DM6PR08CA0013.namprd08.prod.outlook.com (2603:10b6:5:80::26) by BL0PR02MB4564.namprd02.prod.outlook.com (2603:10b6:208:4d::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5250.18; Wed, 18 May 2022 19:46:57 +0000 Received: from DM3NAM02FT032.eop-nam02.prod.protection.outlook.com (2603:10b6:5:80:cafe::c5) by DM6PR08CA0013.outlook.office365.com (2603:10b6:5:80::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5250.18 via Frontend Transport; Wed, 18 May 2022 19:46:57 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch02.xlnx.xilinx.com; pr=C Received: from xsj-pvapexch02.xlnx.xilinx.com (149.199.62.198) by DM3NAM02FT032.mail.protection.outlook.com (10.13.5.65) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5273.14 via Frontend Transport; Wed, 18 May 2022 19:46:57 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Wed, 18 May 2022 12:46:48 -0700 Received: from smtp.xilinx.com (172.19.127.95) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Wed, 18 May 2022 12:46:48 -0700 Envelope-to: bjorn.andersson@linaro.org, mathieu.poirier@linaro.org, robh+dt@kernel.org, krzk+dt@kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Received: from [172.19.3.14] (port=40706 helo=xsjtanmays50.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1nrPdA-0004Ew-5L; Wed, 18 May 2022 12:46:48 -0700 From: Tanmay Shah To: , , , , CC: , , , , Ben Levinsky , Tanmay Shah Subject: [PATCH v5 5/6] firmware: xilinx: Add RPU configuration APIs Date: Wed, 18 May 2022 12:44:28 -0700 Message-ID: <20220518194426.3784095-6-tanmay.shah@xilinx.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220518194426.3784095-1-tanmay.shah@xilinx.com> References: <20220518194426.3784095-1-tanmay.shah@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b3e9a535-c632-4158-715f-08da39072abd X-MS-TrafficTypeDiagnostic: BL0PR02MB4564:EE_ X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: myRK5FWcxpYdVEnKSFNuH5zDPgI9KIMj+6YAIRQ9xkE1gM5xUZBsLYM9Jccria3DagkpywacFjYDFeFuF2GOLJ9uTsqTRvEkL/l1W3Ni6fFcHbwEtbnRj9JC7K5gZ6Aug9GfcwKTK8fD8M+fz10R3awVSgEJNx7FFjhHwYnZOsm3YlrPNfU1/PnBAyspl5fwoIsFCTVVPGSSTuM8SMXHqs97Kst5kDPjts4d9ishHCsUaU0BTKp7dW+rMrb0l5ku2W3uu/yGUAA2r+tS7c8dDT1cyACdFxrHJ3j01hZ1WJ2ufKMGje7kj84zXo2Gqsx87GNv/u7iBg55N/F0+FaKSWZ4wvFRo8mRVJ/xF71RTJF40LQckE8myyZUD/P/DCHGMJ4VFyXprgahvrfG34IDHsCUyGS6NeVJLVYGMs7LtG05/hbxR9ntxIdAme3O33iGLfVI2dHhLnMSwNMeE+B8cOfi739tOmBfsRBb+X2Vqas20nCNoeymzBPLNNkoaeX7gWngqGFTa+uEirTVB67HD5J8dDGX327ko2+6NDZ2NWHJv2RqGI6aM4RaaWb2vEHhTKWkyMo+afCcQX1zMnoavlURmBX1Y9yXtqMr6Yr56HZtxcBPeYdmxpdoDKekcwxlnIlQUibuAGik+D+yjGJ4+byzr/TU1pKe95ScjrT7tyfZr8rJgbZiVAkgNIkSXe+Ug2CnUFt2MaixgBkUdfXp4w== X-Forefront-Antispam-Report: CIP:149.199.62.198;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:xsj-pvapexch02.xlnx.xilinx.com;PTR:unknown-62-198.xilinx.com;CAT:NONE;SFS:(13230001)(4636009)(36840700001)(46966006)(40470700004)(36860700001)(44832011)(1076003)(36756003)(107886003)(70586007)(316002)(110136005)(6636002)(5660300002)(70206006)(8676002)(54906003)(7696005)(82310400005)(186003)(4326008)(26005)(47076005)(426003)(508600001)(6666004)(7636003)(9786002)(8936002)(40460700003)(2616005)(83380400001)(336012)(2906002)(356005)(102446001);DIR:OUT;SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 May 2022 19:46:57.0178 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b3e9a535-c632-4158-715f-08da39072abd X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.62.198];Helo=[xsj-pvapexch02.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: DM3NAM02FT032.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL0PR02MB4564 Precedence: bulk List-ID: X-Mailing-List: linux-remoteproc@vger.kernel.org From: Ben Levinsky This patch adds APIs to access to configure RPU and its processor-specific memory. That is query the run-time mode of RPU as either split or lockstep as well as API to set this mode. In addition add APIs to access configuration of the RPUs' tightly coupled memory (TCM). Signed-off-by: Ben Levinsky Signed-off-by: Tanmay Shah --- Changes in v5: - None Changes in v4: - None Changes in v3: - Add missing function argument documentation drivers/firmware/xilinx/zynqmp.c | 62 ++++++++++++++++++++++++++++ include/linux/firmware/xlnx-zynqmp.h | 18 ++++++++ 2 files changed, 80 insertions(+) diff --git a/drivers/firmware/xilinx/zynqmp.c b/drivers/firmware/xilinx/zynqmp.c index fabdbac868f5..c66c9b48135a 100644 --- a/drivers/firmware/xilinx/zynqmp.c +++ b/drivers/firmware/xilinx/zynqmp.c @@ -1067,6 +1067,68 @@ int zynqmp_pm_release_node(const u32 node) } EXPORT_SYMBOL_GPL(zynqmp_pm_release_node); +/** + * zynqmp_pm_get_rpu_mode() - Get RPU mode + * @node_id: Node ID of the device + * @rpu_mode: return by reference value + * either split or lockstep + * + * Return: return 0 on success or error+reason. + * if success, then rpu_mode will be set + * to current rpu mode. + */ +int zynqmp_pm_get_rpu_mode(u32 node_id, enum rpu_oper_mode *rpu_mode) +{ + u32 ret_payload[PAYLOAD_ARG_CNT]; + int ret; + + ret = zynqmp_pm_invoke_fn(PM_IOCTL, node_id, + IOCTL_GET_RPU_OPER_MODE, 0, 0, ret_payload); + + /* only set rpu_mode if no error */ + if (ret == XST_PM_SUCCESS) + *rpu_mode = ret_payload[0]; + + return ret; +} +EXPORT_SYMBOL_GPL(zynqmp_pm_get_rpu_mode); + +/** + * zynqmp_pm_set_rpu_mode() - Set RPU mode + * @node_id: Node ID of the device + * @rpu_mode: Argument 1 to requested IOCTL call. either split or lockstep + * + * This function is used to set RPU mode to split or + * lockstep + * + * Return: Returns status, either success or error+reason + */ +int zynqmp_pm_set_rpu_mode(u32 node_id, enum rpu_oper_mode rpu_mode) +{ + return zynqmp_pm_invoke_fn(PM_IOCTL, node_id, + IOCTL_SET_RPU_OPER_MODE, (u32)rpu_mode, + 0, NULL); +} +EXPORT_SYMBOL_GPL(zynqmp_pm_set_rpu_mode); + +/** + * zynqmp_pm_set_tcm_config - configure TCM + * @node_id: Firmware specific TCM subsystem ID + * @tcm_mode: Argument 1 to requested IOCTL call + * either PM_RPU_TCM_COMB or PM_RPU_TCM_SPLIT + * + * This function is used to set RPU mode to split or combined + * + * Return: status: 0 for success, else failure + */ +int zynqmp_pm_set_tcm_config(u32 node_id, enum rpu_tcm_comb tcm_mode) +{ + return zynqmp_pm_invoke_fn(PM_IOCTL, node_id, + IOCTL_TCM_COMB_CONFIG, (u32)tcm_mode, 0, + NULL); +} +EXPORT_SYMBOL_GPL(zynqmp_pm_set_tcm_config); + /** * zynqmp_pm_force_pwrdwn - PM call to request for another PU or subsystem to * be powered down forcefully diff --git a/include/linux/firmware/xlnx-zynqmp.h b/include/linux/firmware/xlnx-zynqmp.h index bce3465a70a4..ffc2cea7c604 100644 --- a/include/linux/firmware/xlnx-zynqmp.h +++ b/include/linux/firmware/xlnx-zynqmp.h @@ -490,6 +490,9 @@ int zynqmp_pm_request_wake(const u32 node, const bool set_addr, const u64 address, const enum zynqmp_pm_request_ack ack); +int zynqmp_pm_get_rpu_mode(u32 node_id, enum rpu_oper_mode *rpu_mode); +int zynqmp_pm_set_rpu_mode(u32 node_id, u32 arg1); +int zynqmp_pm_set_tcm_config(u32 node_id, u32 arg1); #else static inline int zynqmp_pm_get_api_version(u32 *version) { @@ -764,6 +767,21 @@ static inline int zynqmp_pm_request_wake(const u32 node, { return -ENODEV; } + +static inline int zynqmp_pm_get_rpu_mode(u32 node_id, enum rpu_oper_mode *rpu_mode) +{ + return -ENODEV; +} + +static inline int zynqmp_pm_set_rpu_mode(u32 node_id, u32 arg1) +{ + return -ENODEV; +} + +static inline int zynqmp_pm_set_tcm_config(u32 node_id, u32 arg1) +{ + return -ENODEV; +} #endif #endif /* __FIRMWARE_ZYNQMP_H__ */