Message ID | 20250120130936.1080069-1-claudiu.beznea.uj@bp.renesas.com (mailing list archive) |
---|---|
Headers | show
Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CEF6F1E0E05 for <linux-renesas-soc@vger.kernel.org>; Mon, 20 Jan 2025 13:09:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737378585; cv=none; b=nf9eH3w4mN45j2pX6+O0oIulwf8S8Jjtm+Wc7MntFPiRwBGs4bNj87GeXBJ7SqCyiqo0rdtX7YQrG7fVqV6sihmiePdCpaHaz4nMIocBkXTv3b+SG9TmYTWzEDNWxYnMdijUHw87YCnRz9hBP/qvcH+KI7/OpzlRjJcg0b0FsNU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737378585; c=relaxed/simple; bh=RCB/8QFJLXN/Bvnu7MJq6UWEKwNseTf4j7qbhIfJFtA=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=U7I8SqPltAWP7mStFD5p3pHamfJpS73CmP6zF4DsMBop4UrBxPndVTZBaWKKM8IoBez9QwcBYXJw3GQpST02CI/vJ3XcoyKazFV4L7+2iiZmUQtlHR0fiFKWtPk6MreZjIqWu34QRe4iv/GjGlZiB3z73MnBt0CtJIntyVyH2cY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=b6eP8YCc; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="b6eP8YCc" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-4361f796586so48618575e9.3 for <linux-renesas-soc@vger.kernel.org>; Mon, 20 Jan 2025 05:09:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1737378580; x=1737983380; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=a416PcI8wZ9gcBX9UsQxmuZkXXjRlkA6cjWw4TTO1wY=; b=b6eP8YCcm+E/m5NmyXAq/bJdRxdEDY/ny6C/9EuBT5l4phSgK1cUexDvQB4H4ApucI Y4S/r56LMCPAfg0pzOUkxLjQwcxoPspVk93D1wrCAN8+Gk8WKaq8D2Mh7yE8DMwCpRx2 L1JcOFActUqN08bquuq8WfiFz5VLXLRtmyRdnl0fscd/A0zs8KkecsqQfxXc7dET7OYB xrF2HzPGkGG4VI/OyjQqX39Le0Zh7ZWMX5YA8/fFbdeiAMfUzhT/qtPxn3r7drzgao82 wfRsllbvMMxgSEbj5Afx2mzQbXUwmXCWNc5fvx51Pe2gKZAciCtMdtGpVRebZHWYDyVk CyeA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737378580; x=1737983380; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=a416PcI8wZ9gcBX9UsQxmuZkXXjRlkA6cjWw4TTO1wY=; b=CXEmZGVwRoUvIWjsk1HfprURF2f8y8o/FZquOK3PJI/zOGncYcdy1B6O4XK0R5V4Is NoERb9J02aZ86DPuoaEn9VHbG3Tojf+/QoFDg3DtCDgaLYkOq+Zs1ML6s0GA0jzjddMv gASblaSBCLlaKcm25PuNQ7jZYTxkgRmxfQwJof50I7+6IMe1NlQ0eHE5p/Op71afNY8V k8mrVXx1ty8b5uR1qH7jiAFCGCjte84WiLk4qH7aHXWIM+Q1GPQi1bJ+MWESyUcRiOQA +xlWJ48lP71J9wjvqlzCTdSvBDa6+DkaOre6wLwuqETrgXJso+7nkqOUtaSkU0YVDPlE a/IA== X-Forwarded-Encrypted: i=1; AJvYcCWWLfECaW58mgZS8iI2j1uRWFh1O0KL43OgA8HDqNjJLKuuCnkfCj/TfuTaRHIt/xU8jdrDysFsNSGg4AAR4KODkg==@vger.kernel.org X-Gm-Message-State: AOJu0YwRClN1wn2DH+lFx3c/X0oyobUjW/Iz/tqzrtlmZSRzkdlRm01O ecMk4NWJiBgtKugRHkDa8GTsUWmz25aTHEl1XKYkuE598EGKLrDlODVR2emG2QY= X-Gm-Gg: ASbGncsUv2Zu/p0Qe13xp3aVDoNCGvP+U7rMHNNh9cnne4/QxT7rlvZ6AyQArsJ76oy aENz+0LAQYRiDI5GNlPPU00n4CjUBmyopb+kGmJwSw32y8MGytiuycfX8Jp6biNeLkB6JrKRxj7 0zF9U/AoGpGpxHBn+J8kstF/bolDSCwR2yjjD5tlZUyIlR9xS6RS/JCSavDFKEsSEtbJQyijZbo mQUukPxGN/U5IkjW6ROfrzefjbY6ohyTxadzWx171jBnQrpbYGJMzG0HGmXpivqpevMOlh87dE3 y4VMVU2ZCH/KfcalDDoDlRY= X-Google-Smtp-Source: AGHT+IEPjik3VZUJ6CmE0J98JO4vcQ2ybXVpIlvV3ZU8Ro+DH8D2RI1e7TjwF4W1DTgLYD6sVjRPxA== X-Received: by 2002:a05:600c:4f47:b0:430:57e8:3c7e with SMTP id 5b1f17b1804b1-43891453ab8mr109138045e9.28.1737378579928; Mon, 20 Jan 2025 05:09:39 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.35]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4389041f61bsm138001955e9.17.2025.01.20.05.09.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 20 Jan 2025 05:09:39 -0800 (PST) From: Claudiu <claudiu.beznea@tuxon.dev> X-Google-Original-From: Claudiu <claudiu.beznea.uj@bp.renesas.com> To: geert+renesas@glider.be, magnus.damm@gmail.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, gregkh@linuxfoundation.org, jirislaby@kernel.org, p.zabel@pengutronix.de, claudiu.beznea.uj@bp.renesas.com, wsa+renesas@sang-engineering.com, prabhakar.mahadev-lad.rj@bp.renesas.com Cc: claudiu.beznea@tuxon.dev, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org Subject: [PATCH v4 0/4] Add support for the rest of Renesas RZ/G3S serial interfaces Date: Mon, 20 Jan 2025 15:09:32 +0200 Message-ID: <20250120130936.1080069-1-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: <linux-renesas-soc.vger.kernel.org> List-Subscribe: <mailto:linux-renesas-soc+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-renesas-soc+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit |
Series |
Add support for the rest of Renesas RZ/G3S serial interfaces
|
expand
|
From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Hi, The Renesas RZ/G3S SoC has 6 serial interfaces. One of them is used as debug console (and it is already enabled in the current code base). Series adds support for the remaining ones. Patches: - 01/04 - extends suspend to RAM support on the serial driver for the RZ/G3S SoC - 02-04/04 - add device tree support Merge strategy, if any: - patch 01/04 can go through the serial tree - patches 02-04/04 can go through the Renesas tree Thank you, Claudiu Beznea Changes in v4: - dropped fixes and clock patches as they were applied independently - dropped DT patches that were already applied - addressed review comments Changes in v3: - in patch "serial: sh-sci: Check if TX data was written to device in .tx_empty()": -- check the status of the DMA transaction in tx_empty() -- changed the variable name that tracks if TX occurred Changes in v2: - drop patch "serial: sh-sci: Clean sci_ports[0] after at earlycon exit" from v1 as it was already applied - used bool instead of atomic_t in patch "serial: sh-sci: Check if TX data was written to device in .tx_empty()" Claudiu Beznea (4): serial: sh-sci: Update the suspend/resume support arm64: dts: renesas: rzg3s-smarc-switches: Add a header to describe different switches arm64: dts: renesas: rzg3s-smarc: Enable SCIF3 arm64: dts: renesas: r9a08g045s33-smarc-pmod: Add overlay for SCIF1 arch/arm64/boot/dts/renesas/Makefile | 3 ++ .../r9a08g045s33-smarc-pmod1-type-3a.dtso | 48 +++++++++++++++++ .../boot/dts/renesas/rzg3s-smarc-som.dtsi | 20 +------ .../boot/dts/renesas/rzg3s-smarc-switches.h | 40 ++++++++++++++ arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi | 13 +++++ drivers/tty/serial/sh-sci.c | 53 +++++++++++++++---- 6 files changed, 149 insertions(+), 28 deletions(-) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045s33-smarc-pmod1-type-3a.dtso create mode 100644 arch/arm64/boot/dts/renesas/rzg3s-smarc-switches.h