From patchwork Sun Feb 12 17:35:10 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yoshihiro Kaneko X-Patchwork-Id: 9568477 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id EF8B960442 for ; Sun, 12 Feb 2017 17:35:20 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id E00BF27BE5 for ; Sun, 12 Feb 2017 17:35:20 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id D45A928159; Sun, 12 Feb 2017 17:35:20 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.0 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, FREEMAIL_FROM, RCVD_IN_DNSWL_HI autolearn=unavailable version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 37F9D28156 for ; Sun, 12 Feb 2017 17:35:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751318AbdBLRfS (ORCPT ); Sun, 12 Feb 2017 12:35:18 -0500 Received: from mail-pf0-f194.google.com ([209.85.192.194]:34213 "EHLO mail-pf0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751313AbdBLRfS (ORCPT ); Sun, 12 Feb 2017 12:35:18 -0500 Received: by mail-pf0-f194.google.com with SMTP id o64so4767547pfb.1; Sun, 12 Feb 2017 09:35:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=BBqkh7B+kp91ifq+Q4U68SG3byRLUhf0sbSRlKnbKVY=; b=a9KLfU4Pw7J/QAoJDOl86TO7t6OipfzrzvmJSPax5mz4lvkh+uDhZUkblz2Sv6lS2K tBZZCzTEcNP2uYSfT3QJJYeHTX3sKAJ4devkWB+9XRCVrkFPiKS5/gOUtF3MHCCgh73L gm2NmzPEAcnzDf5ZclkFBpuqrqU7foaZrt8qdj73wJm8t5lQhQndMsBg+Xa2aY2yHNqn A05TiQ2FwBcGilJpsw8SEdpWQQlmiYCa4TUjNxYy401XQaPHE5vZtyj0noEu6CfugDXh m/622++4OkzhDCiqsELQZQysP6hpXXXz+PLSK3r31d3srvBBFjC9+OslH08RNc/8IWbX tF5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=BBqkh7B+kp91ifq+Q4U68SG3byRLUhf0sbSRlKnbKVY=; b=qyRL5B+flpVJEYK+C7+tiEZjxgTlEpm2RoLF6A33o/QHsBsMX2LtkEN/FhuxXyRXBN hSHfJxyshNER2hoeM4v0WJrXhvyzRHv06j2PSGWr/DKMbDKV1m+wc6ILFMC12WLDmYCN E7G9eK4fPDPWTtHDwrAkgNg5AKHsvMY2pKhz6OB0QiJWNVZLUT4L53fQnYBzkr/Tuuuz u8DlVcYIrLD2yCVtLwrwUWelKRyC9GprwICfwT6+pucDWFljEEmJNz8fexwSq3h0GOKW W8DO+ryU7/NIdEuHEHfFVGrMwgGtHdd8+jUkmj4nlueBRK/mG2BBf8yMHx14cMgTbM+F ZVeQ== X-Gm-Message-State: AMke39lrn6FO4mKgO95dNRxxjqlCT7LbbtFpi/I0QZOyz25m/JAtdU+3vSnE3jixwHqE5Q== X-Received: by 10.99.160.1 with SMTP id r1mr21902512pge.171.1486920917261; Sun, 12 Feb 2017 09:35:17 -0800 (PST) Received: from localhost.localdomain (KD118152108246.ppp-bb.dion.ne.jp. [118.152.108.246]) by smtp.gmail.com with ESMTPSA id x30sm9885334pgc.67.2017.02.12.09.35.15 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sun, 12 Feb 2017 09:35:16 -0800 (PST) From: Yoshihiro Kaneko To: linux-clk@vger.kernel.org Cc: Michael Turquette , Stephen Boyd , Geert Uytterhoeven , Simon Horman , Magnus Damm , linux-renesas-soc@vger.kernel.org Subject: [PATCH/RFC] clk: renesas: r8a7796: Replace PLL3 multiplication setting Date: Mon, 13 Feb 2017 02:35:10 +0900 Message-Id: <1486920910-3592-1-git-send-email-ykaneko0929@gmail.com> X-Mailer: git-send-email 1.9.1 Sender: linux-renesas-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Takeshi Kihara This patch replaces PLL3 multiplication setting for DDR clock frequency. - After changes, new PLL3 multiplication setting: MD19 MD17 : DDR clock frequency ------------------------------- 0 0 : DDR3200 0 1 : DDR2800 1 0 : DDR2400 1 1 : DDR1600 - Before changes, old PLL3 multiplication setting: MD19 MD17 : DDR clock frequency ------------------------------- 0 0 : DDR3200 0 1 : DDR2133 1 0 : Prohibited setting 1 1 : DDR1600 Signed-off-by: Takeshi Kihara Signed-off-by: Yoshihiro Kaneko --- This patch is based on the clk-next branch of linux-clk tree. drivers/clk/renesas/r8a7796-cpg-mssr.c | 32 ++++++++++++++++---------------- 1 file changed, 16 insertions(+), 16 deletions(-) diff --git a/drivers/clk/renesas/r8a7796-cpg-mssr.c b/drivers/clk/renesas/r8a7796-cpg-mssr.c index 11e084a..44110ae 100644 --- a/drivers/clk/renesas/r8a7796-cpg-mssr.c +++ b/drivers/clk/renesas/r8a7796-cpg-mssr.c @@ -214,20 +214,20 @@ enum clk_ids { * 14 13 19 17 (MHz) *------------------------------------------------------------------- * 0 0 0 0 16.66 x 1 x180 x192 x144 x192 x144 - * 0 0 0 1 16.66 x 1 x180 x192 x144 x128 x144 - * 0 0 1 0 Prohibited setting + * 0 0 0 1 16.66 x 1 x180 x192 x144 x168 x144 + * 0 0 1 0 16.66 x 1 x180 x192 x144 x144 x144 * 0 0 1 1 16.66 x 1 x180 x192 x144 x192 x144 * 0 1 0 0 20 x 1 x150 x160 x120 x160 x120 - * 0 1 0 1 20 x 1 x150 x160 x120 x106 x120 - * 0 1 1 0 Prohibited setting + * 0 1 0 1 20 x 1 x150 x160 x120 x140 x120 + * 0 1 1 0 20 x 1 x150 x160 x120 x120 x120 * 0 1 1 1 20 x 1 x150 x160 x120 x160 x120 * 1 0 0 0 25 x 1 x120 x128 x96 x128 x96 - * 1 0 0 1 25 x 1 x120 x128 x96 x84 x96 - * 1 0 1 0 Prohibited setting + * 1 0 0 1 25 x 1 x120 x128 x96 x112 x96 + * 1 0 1 0 25 x 1 x120 x128 x96 x96 x96 * 1 0 1 1 25 x 1 x120 x128 x96 x128 x96 * 1 1 0 0 33.33 / 2 x180 x192 x144 x192 x144 - * 1 1 0 1 33.33 / 2 x180 x192 x144 x128 x144 - * 1 1 1 0 Prohibited setting + * 1 1 0 1 33.33 / 2 x180 x192 x144 x168 x144 + * 1 1 1 0 33.33 / 2 x180 x192 x144 x144 x144 * 1 1 1 1 33.33 / 2 x180 x192 x144 x192 x144 */ #define CPG_PLL_CONFIG_INDEX(md) ((((md) & BIT(14)) >> 11) | \ @@ -238,20 +238,20 @@ enum clk_ids { static const struct rcar_gen3_cpg_pll_config cpg_pll_configs[16] __initconst = { /* EXTAL div PLL1 mult PLL3 mult */ { 1, 192, 192, }, - { 1, 192, 128, }, - { 0, /* Prohibited setting */ }, + { 1, 192, 168, }, + { 1, 192, 144, }, { 1, 192, 192, }, { 1, 160, 160, }, - { 1, 160, 106, }, - { 0, /* Prohibited setting */ }, + { 1, 160, 140, }, + { 1, 160, 120, }, { 1, 160, 160, }, { 1, 128, 128, }, - { 1, 128, 84, }, - { 0, /* Prohibited setting */ }, + { 1, 128, 112, }, + { 1, 128, 96, }, { 1, 128, 128, }, { 2, 192, 192, }, - { 2, 192, 128, }, - { 0, /* Prohibited setting */ }, + { 2, 192, 168, }, + { 2, 192, 144, }, { 2, 192, 192, }, };