From patchwork Tue Aug 20 12:35:46 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Magnus Damm X-Patchwork-Id: 11103745 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 9957B1398 for ; Tue, 20 Aug 2019 12:34:09 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 6CBD622DBF for ; Tue, 20 Aug 2019 12:34:09 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GMfp5wAl" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729958AbfHTMeJ (ORCPT ); Tue, 20 Aug 2019 08:34:09 -0400 Received: from mail-pf1-f196.google.com ([209.85.210.196]:34279 "EHLO mail-pf1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728366AbfHTMeI (ORCPT ); Tue, 20 Aug 2019 08:34:08 -0400 Received: by mail-pf1-f196.google.com with SMTP id b24so3322764pfp.1; Tue, 20 Aug 2019 05:34:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:date:message-id:in-reply-to:references:subject; bh=8oA63snBNV/Bkd2YgxYNdAqVER+7qy7bykyIGizRM1o=; b=GMfp5wAlSvjY+4Z6ww9ftI1o5kNGBET8O9vkKcZ57Ls5ay+Ydg3AMNxJRjaD7aNfQY brX/6EWkcMWAv04zJCl9JELIUiKpq+3Y8Sitfyly45AhElOVvpW41MnT11Qw5u5gnnAK VLvhZ0u4k/wArBuU8Dev9ByzPKL86C1Laz+lVn+Z+Iqucp8bE50a7K08otZLSonLvOL+ a+eqkEM67wCcRQ95lm75SqntzeY+durTNVm0xjH6wMmu9lV0EvIgp9yKHZK5skxI0GNG OFRJuDC8CsVGFB2aC/hoGEF63+wIwtWC6YKd1uLVLPjm8ZauCodRZSfSHaXd7XgORgdy X2xg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:date:message-id:in-reply-to :references:subject; bh=8oA63snBNV/Bkd2YgxYNdAqVER+7qy7bykyIGizRM1o=; b=d3weRaljrdTpiVFTX7EXX057YrEldZd+6nUyfLfxLr5ZhwVB/rFrYNRSK0aWBIskYG WdRDaAyRQjVhT1fHHLCPVPvfCQ8NZtASQVjGr0FvIR9h4m9y4Zbl4hR+3O5l9zdJ72I/ GHYb36RM348ZbvLzrM0FS8w9gHgWsQiyVJNxU3anTSghRhj5bCr7mdpZUi9mA9rqkDER AyZEcaaxdU+HqUU7XnxwmUW3A25HlmV/cAmAo52hLeHmPISJakpmO2sEdoryq9wjM44W +ta8ktZgwEvU3K9RIJ2fxgkJfwA1DAtNDtCe9AKcGpkLj+O63DMR/fxU5JAN6gOWbtQa oaWQ== X-Gm-Message-State: APjAAAWt0gAgohCbCJiT21beCoTYMNE7U/MucGLC+Zd0l+AXFA/gplr/ igNLKlhcU3QmJfqc8P08QcAhUQKc X-Google-Smtp-Source: APXvYqzO9e11Ca6pYjLEOwTwW8ogDv/GdifGYYz73wctVgmCmryfdvyVsD9yT+M2/4sz2DEFdBeMnw== X-Received: by 2002:a65:68c8:: with SMTP id k8mr24242054pgt.192.1566304447287; Tue, 20 Aug 2019 05:34:07 -0700 (PDT) Received: from [127.0.0.1] (l193216.ppp.asahi-net.or.jp. [218.219.193.216]) by smtp.gmail.com with ESMTPSA id e66sm19797874pfe.142.2019.08.20.05.34.03 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 20 Aug 2019 05:34:06 -0700 (PDT) From: Magnus Damm To: linux-kernel@vger.kernel.org Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, geert+renesas@glider.be, daniel.lezcano@linaro.org, linux-renesas-soc@vger.kernel.org, robh+dt@kernel.org, horms+renesas@verge.net.au, Magnus Damm , tglx@linutronix.de Date: Tue, 20 Aug 2019 21:35:46 +0900 Message-Id: <156630454613.17444.12802355338071222783.sendpatchset@octo> In-Reply-To: <156630449239.17444.11157306180861080402.sendpatchset@octo> References: <156630449239.17444.11157306180861080402.sendpatchset@octo> Subject: [PATCH v2 5/7] dt-bindings: timer: renesas, cmt: Update R-Car Gen3 CMT1 usage Sender: linux-renesas-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org From: Magnus Damm The R-Car Gen3 SoCs so far come with a total for 4 on-chip CMT devices: - CMT0 - CMT1 - CMT2 - CMT3 CMT0 includes two rather basic 32-bit timer channels. The rest of the on-chip CMT devices support 48-bit counters and have 8 channels each. Based on the data sheet information "CMT2/3 are exactly same as CMT1" it seems that CMT2 and CMT3 now use the CMT1 compat string in the DTSI. Clarify this in the DT binding documentation by describing R-Car Gen3 and RZ/G2 CMT1 as "48-bit CMT devices". Signed-off-by: Magnus Damm Reviewed-by: Geert Uytterhoeven Reviewed-by: Rob Herring Reviewed-by: Simon Horman --- Changes since last version: - Use "devices" for fallback entry - thanks Geert! - Keen to Gen3 so removed out-of-scope Gen2 portions Documentation/devicetree/bindings/timer/renesas,cmt.txt | 20 +++++++-------- 1 file changed, 10 insertions(+), 10 deletions(-) --- 0008/Documentation/devicetree/bindings/timer/renesas,cmt.txt +++ work/Documentation/devicetree/bindings/timer/renesas,cmt.txt 2019-07-18 19:24:05.195643742 +0900 @@ -28,9 +28,9 @@ Required Properties: - "renesas,r8a77470-cmt0" for the 32-bit CMT0 device included in r8a77470. - "renesas,r8a77470-cmt1" for the 48-bit CMT1 device included in r8a77470. - "renesas,r8a774a1-cmt0" for the 32-bit CMT0 device included in r8a774a1. - - "renesas,r8a774a1-cmt1" for the 48-bit CMT1 device included in r8a774a1. + - "renesas,r8a774a1-cmt1" for the 48-bit CMT devices included in r8a774a1. - "renesas,r8a774c0-cmt0" for the 32-bit CMT0 device included in r8a774c0. - - "renesas,r8a774c0-cmt1" for the 48-bit CMT1 device included in r8a774c0. + - "renesas,r8a774c0-cmt1" for the 48-bit CMT devices included in r8a774c0. - "renesas,r8a7790-cmt0" for the 32-bit CMT0 device included in r8a7790. - "renesas,r8a7790-cmt1" for the 48-bit CMT1 device included in r8a7790. - "renesas,r8a7791-cmt0" for the 32-bit CMT0 device included in r8a7791. @@ -42,19 +42,19 @@ Required Properties: - "renesas,r8a7794-cmt0" for the 32-bit CMT0 device included in r8a7794. - "renesas,r8a7794-cmt1" for the 48-bit CMT1 device included in r8a7794. - "renesas,r8a7795-cmt0" for the 32-bit CMT0 device included in r8a7795. - - "renesas,r8a7795-cmt1" for the 48-bit CMT1 device included in r8a7795. + - "renesas,r8a7795-cmt1" for the 48-bit CMT devices included in r8a7795. - "renesas,r8a7796-cmt0" for the 32-bit CMT0 device included in r8a7796. - - "renesas,r8a7796-cmt1" for the 48-bit CMT1 device included in r8a7796. + - "renesas,r8a7796-cmt1" for the 48-bit CMT devices included in r8a7796. - "renesas,r8a77965-cmt0" for the 32-bit CMT0 device included in r8a77965. - - "renesas,r8a77965-cmt1" for the 48-bit CMT1 device included in r8a77965. + - "renesas,r8a77965-cmt1" for the 48-bit CMT devices included in r8a77965. - "renesas,r8a77970-cmt0" for the 32-bit CMT0 device included in r8a77970. - - "renesas,r8a77970-cmt1" for the 48-bit CMT1 device included in r8a77970. + - "renesas,r8a77970-cmt1" for the 48-bit CMT devices included in r8a77970. - "renesas,r8a77980-cmt0" for the 32-bit CMT0 device included in r8a77980. - - "renesas,r8a77980-cmt1" for the 48-bit CMT1 device included in r8a77980. + - "renesas,r8a77980-cmt1" for the 48-bit CMT devices included in r8a77980. - "renesas,r8a77990-cmt0" for the 32-bit CMT0 device included in r8a77990. - - "renesas,r8a77990-cmt1" for the 48-bit CMT1 device included in r8a77990. + - "renesas,r8a77990-cmt1" for the 48-bit CMT devices included in r8a77990. - "renesas,r8a77995-cmt0" for the 32-bit CMT0 device included in r8a77995. - - "renesas,r8a77995-cmt1" for the 48-bit CMT1 device included in r8a77995. + - "renesas,r8a77995-cmt1" for the 48-bit CMT devices included in r8a77995. - "renesas,sh73a0-cmt0" for the 32-bit CMT0 device included in sh73a0. - "renesas,sh73a0-cmt1" for the 48-bit CMT1 device included in sh73a0. - "renesas,sh73a0-cmt2" for the 32-bit CMT2 device included in sh73a0. @@ -69,7 +69,7 @@ Required Properties: listed above. - "renesas,rcar-gen3-cmt0" for 32-bit CMT0 devices included in R-Car Gen3 and RZ/G2. - - "renesas,rcar-gen3-cmt1" for 48-bit CMT1 devices included in R-Car Gen3 + - "renesas,rcar-gen3-cmt1" for 48-bit CMT devices included in R-Car Gen3 and RZ/G2. These are fallbacks for R-Car Gen3 and RZ/G2 entries listed above.