From patchwork Tue Nov 13 19:22:26 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marek Vasut X-Patchwork-Id: 10681401 X-Patchwork-Delegate: horms@verge.net.au Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 2A7BE109C for ; Tue, 13 Nov 2018 19:22:41 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 1A5412B553 for ; Tue, 13 Nov 2018 19:22:41 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 1858C2B531; Tue, 13 Nov 2018 19:22:41 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.0 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FROM,MAILING_LIST_MULTI,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8B6FD2B540 for ; Tue, 13 Nov 2018 19:22:40 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728320AbeKNFWK (ORCPT ); Wed, 14 Nov 2018 00:22:10 -0500 Received: from mail-wr1-f68.google.com ([209.85.221.68]:40187 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725748AbeKNFWK (ORCPT ); Wed, 14 Nov 2018 00:22:10 -0500 Received: by mail-wr1-f68.google.com with SMTP id p4so5433850wrt.7; Tue, 13 Nov 2018 11:22:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=SySTK+K2cfOzMO5P2cGNKrcg/AnDsmK5EP+Kop7dk0A=; b=MTimaDMcImuL6mdsqq+ycO+GSFAmSHj8vcOIhMXpkfKMnZo/xYw3hV/W9DHavXnhUe rYTi3cFHGWWhDjcxxZuIDYWpLl8R1FdBfuOGaG/Tag5WHVm6I9/GkNnZDpqIJOmMXVEl GJN90M5tc/VWnymZnRX6aPAMjjJTaMvAsySwa+lghzcXyzzgj4FxFvf/cHH2yrJ0AqjE 00MOLUB+29S7gplOmNf8r1hnp8aw/Bq4qhoWSsLwsSEY8EKcNNZbzcY3jOiiuLbNPF3E K24wuOxzUz86c9iKXMQ+gyUvnS/JKIHXXKGfqjCAP0MxfVzXqtxzoFvsivvDuQFGEJzt TSwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=SySTK+K2cfOzMO5P2cGNKrcg/AnDsmK5EP+Kop7dk0A=; b=UnNGd+b4Po+fkM/fosXQ9vA9FFDhuYv2r5ojUE/VkOt/unBk12QesdSW4J6lf++fYV WCOp+9ezzC/hvvvUhdmWln9bt8zK3A/UcQMQaiC1P171rjt8bm99P2smICN2fEQJhia0 2bmfevmziPInBe3Vd4INgHEV6vsS4ghOvM3xK7a5pJBqzkw23XKF1WehJ6vKwGWPg6oG ydsqb6wSAB46v/+NuaH8D6reHLxQoUnTiYXrldLyYv3yU7XokD24puTWUDgipKXofRSH TudKbvc+L4znX/WaaWWKFpw4u7ZwPsc1xMo1Sj5t+306peEozhFb3+xE8S22FoJ3v35U SIWg== X-Gm-Message-State: AGRZ1gIrr7h8CWFTMqSk6q8PeAZUqri9fIELAHlYXqxCH7tFMZFY8zDj wzzvjv5CRoNk2GMco6627IqbA7kI X-Google-Smtp-Source: AJdET5d6nTdChOFSwb5zbkiughipCH/jeyWDPjKnocKM1BpbV83SRwqZsHyw0x+fEIvV0OBZlo1aqw== X-Received: by 2002:adf:c6c3:: with SMTP id c3-v6mr6459274wrh.243.1542136957655; Tue, 13 Nov 2018 11:22:37 -0800 (PST) Received: from kurokawa.lan (ip-86-49-110-70.net.upcbroadband.cz. [86.49.110.70]) by smtp.gmail.com with ESMTPSA id e10-v6sm26220722wrp.56.2018.11.13.11.22.36 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 13 Nov 2018 11:22:36 -0800 (PST) From: Marek Vasut X-Google-Original-From: Marek Vasut To: devicetree@vger.kernel.org Cc: Takeshi Kihara , Marek Vasut , Geert Uytterhoeven , Simon Horman , Wolfram Sang , Yoshihiro Shimoda , linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH] arm64: dts: renesas: r8a77990: ebisu: Add and enable PCIe device node Date: Tue, 13 Nov 2018 20:22:26 +0100 Message-Id: <20181113192226.17762-1-marek.vasut+renesas@gmail.com> X-Mailer: git-send-email 2.18.0 Sender: linux-renesas-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Takeshi Kihara This patch adds PCI express channel 0 device node to the R8A77990 SoC and enables PCIEC0 PCI express controller on the Ebisu board. Signed-off-by: Takeshi Kihara Signed-off-by: Marek Vasut Cc: Geert Uytterhoeven Cc: Simon Horman Cc: Wolfram Sang Cc: Yoshihiro Shimoda Cc: linux-renesas-soc@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org To: devicetree@vger.kernel.org --- .../arm64/boot/dts/renesas/r8a77990-ebisu.dts | 8 +++++ arch/arm64/boot/dts/renesas/r8a77990.dtsi | 34 +++++++++++++++++++ 2 files changed, 42 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a77990-ebisu.dts b/arch/arm64/boot/dts/renesas/r8a77990-ebisu.dts index 447e9831104a..2ef9067616ee 100644 --- a/arch/arm64/boot/dts/renesas/r8a77990-ebisu.dts +++ b/arch/arm64/boot/dts/renesas/r8a77990-ebisu.dts @@ -444,6 +444,14 @@ status = "okay"; }; +&pcie_bus_clk { + clock-frequency = <100000000>; +}; + +&pciec0 { + status = "okay"; +}; + &pfc { avb_pins: avb { mux { diff --git a/arch/arm64/boot/dts/renesas/r8a77990.dtsi b/arch/arm64/boot/dts/renesas/r8a77990.dtsi index a2524fc138a2..46868dacbeef 100644 --- a/arch/arm64/boot/dts/renesas/r8a77990.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a77990.dtsi @@ -85,6 +85,13 @@ clock-frequency = <0>; }; + /* External PCIe clock - can be overridden by the board */ + pcie_bus_clk: pcie_bus { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + }; + pmu_a53 { compatible = "arm,cortex-a53-pmu"; interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>, @@ -1610,6 +1617,33 @@ }; }; + pciec0: pcie@fe000000 { + compatible = "renesas,pcie-r8a77990", + "renesas,pcie-rcar-gen3"; + reg = <0 0xfe000000 0 0x80000>; + #address-cells = <3>; + #size-cells = <2>; + bus-range = <0x00 0xff>; + device_type = "pci"; + ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000 + 0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000 + 0x02000000 0 0x30000000 0 0x30000000 0 0x08000000 + 0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>; + /* Map all possible DDR as inbound ranges */ + dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x40000000>; + interrupts = , + , + ; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0>; + interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 319>, <&pcie_bus_clk>; + clock-names = "pcie", "pcie_bus"; + power-domains = <&sysc R8A77990_PD_ALWAYS_ON>; + resets = <&cpg 319>; + status = "disabled"; + }; + prr: chipid@fff00044 { compatible = "renesas,prr"; reg = <0 0xfff00044 0 4>;