From patchwork Tue Dec 3 11:13:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13892208 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 34B331EBA1E for ; Tue, 3 Dec 2024 11:13:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733224437; cv=none; b=cpp7NzZyus4/+XKtqMK5hhqyU/8X3IYH72b9iXhQCNWjULwYGyg5JDzN9BwOr211bRLX8WeftfW9tz45Ztu/vOXAbvFFn+b6KYioS/xs3X846D1B9pE9DBAxtnPtpSpqjOi/dqczXqbEeufm10HspVcOvU5uHPOEdJBxtcTfpWI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733224437; c=relaxed/simple; bh=0RWKxWCQeAUkrUJFrLhqBUBh6lxnKv7/MFVIEYtMO+U=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Gbwr9QIeJEVRNdLhIhhUq/JnyJ3aNk91MYEkcKXya1ArbWHilfgvHpFNODm57o2O9vRK73BBCSHMKAY5bXNfBH+WTgqn6KR111RAX6hA4WocUdni09JcEG7GEk2Y74yaqa8crWAYtMP17s8b/QZmhPBGEw95NNrT1Zvty3NwVpY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Nx4o1wDE; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Nx4o1wDE" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-385e27c75f4so2262436f8f.2 for ; Tue, 03 Dec 2024 03:13:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1733224433; x=1733829233; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=i9XAExanV+siqAAbgBdWw0e9Y1JvqrWgK8obB5pD8Sk=; b=Nx4o1wDEcbhoSNmdPZiE7P7pEV4ju2GlNxz2KiS3SctIYgmE0C6CMSk3o1pCSsrj7m clZXwyFZTxyBUh3sxNU1E7V+mr9LakWIZhyXa6dH4TNtRBqmFk/WEsEaooBqKmg52Qv+ 63Zc0cZLAvGxTdRGpUHqYU0hsjpXHG3aMSmTdSzFhohpWjbMMU1tU7EiDi1u04sHQ49U OC99MbMon+jRgN1dZte3iW2Ij+Za1WToExy7gs/l74FxFCLnChd6sODFPuWR7OXuxyMC 8fkfS7AfrwgNA5EeY9T4sreKlSzQd3VqsW/zArNHbIzNZ3Te2NUA3vvau/kgzHFhMLs3 b7wA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733224433; x=1733829233; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=i9XAExanV+siqAAbgBdWw0e9Y1JvqrWgK8obB5pD8Sk=; b=by52xEMMR4qXJXFX+qJLnN1epLqvaoacqHNtRXbQzxPnCpfj7bUyoTRlzMeQvH9iFd IjydhByW/We/+qspf35pQZZDv/iLWf5Y3lUYmKTQBKfX+/hXuo4Hh9liNvNQcfq3YEaC 8XARXIW6UFVscTosBi3hWQT/x62V5RsDqPwv2Xo8QszzLnmNUX64VMPyg9kKb8tnlwq8 wVZJ0QOXBcnIAex+WEjD8BOsxN6sYv1i7XKNBfD7iJZTnAqnG5PweAlxHWOji649GKi0 63vaaF+x24o1p9w+NJM7F2aDdvELoCTR2ZKgwE+DEhgJEjRCBr4AYZ0VHDWflPpgh9T/ gtIA== X-Forwarded-Encrypted: i=1; AJvYcCVg8sd49WVMK2FHEU4YfmJniEJ3G5QYv0Z7By1emOh+sn9cEsdqFfJXAXOGOy2hWMyxz6GN0GHWWbMAenktTgz4+w==@vger.kernel.org X-Gm-Message-State: AOJu0YxEu1pwgn3Yt5Uib2Wx6w7NZAtOvjnXy8wFaCNwp45dVfRXbSli FNZz7WO76aZVki00mJ5pvJrVCsgOUP+pcZlPFXfyDppOgZqgNCXpT26eCUlileU= X-Gm-Gg: ASbGncvigQlpx39Jy2ZYQRWXOIZ2vErc4Zy/hUzyqqrns2BXX4ff0ns+SL9Q88ZbUbm 9ygwDvrZCMXxnHTnsLbW1LhBQTQbo95S+1ZfkSQlKJl/+Is3wFoUY26E16IfYoy/f26na8GaLBd vCdD4AWezob6p7aIvV0HAmv1wS2R0KjAiYX/91Ush93aZC2LcoHZQ/Bmq5P1k3+lIRHvUqN8ILQ 7g/OmW52gE0bmNcMLehVF7fd/pOMQvLEgr2FjeHWxO8WCQX1POvmSKBYQlwRWKx6i9p9uysOc+t afmq X-Google-Smtp-Source: AGHT+IEKmVs+/nwio7D/PxwN9jwAmSI02uLtYHs9PSiGSHR3pj+ROWkZ8tyKGP6cC6ABLIzTcqNnGA== X-Received: by 2002:a5d:6dae:0:b0:385:f560:7924 with SMTP id ffacd0b85a97d-385fd3c696dmr1336591f8f.4.1733224433588; Tue, 03 Dec 2024 03:13:53 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.161]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-385e0117069sm11794315f8f.60.2024.12.03.03.13.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Dec 2024 03:13:53 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: prabhakar.mahadev-lad.rj@bp.renesas.com, jic23@kernel.org, lars@metafoo.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, mturquette@baylibre.com, sboyd@kernel.org, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-iio@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Claudiu Beznea Subject: [PATCH 13/14] arm64: dts: renesas: r9a08g045: Add ADC node Date: Tue, 3 Dec 2024 13:13:13 +0200 Message-Id: <20241203111314.2420473-14-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20241203111314.2420473-1-claudiu.beznea.uj@bp.renesas.com> References: <20241203111314.2420473-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Add the device tree node for the ADC IP available on the Renesas RZ/G3S SoC. Signed-off-by: Claudiu Beznea --- arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 53 ++++++++++++++++++++++ 1 file changed, 53 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi index be8a0a768c65..eb57a52d2086 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi @@ -87,6 +87,59 @@ rtc: rtc@1004ec00 { status = "disabled"; }; + adc: adc@10058000 { + compatible = "renesas,r9a08g045-adc"; + reg = <0 0x10058000 0 0x400>; + interrupts = ; + clocks = <&cpg CPG_MOD R9A08G045_ADC_ADCLK>, + <&cpg CPG_MOD R9A08G045_ADC_PCLK>; + clock-names = "adclk", "pclk"; + resets = <&cpg R9A08G045_ADC_PRESETN>, + <&cpg R9A08G045_ADC_ADRST_N>; + reset-names = "presetn", "adrst-n"; + power-domains = <&cpg>; + #io-channel-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + + channel@0 { + reg = <0>; + }; + + channel@1 { + reg = <1>; + }; + + channel@2 { + reg = <2>; + }; + + channel@3 { + reg = <3>; + }; + + channel@4 { + reg = <4>; + }; + + channel@5 { + reg = <5>; + }; + + channel@6 { + reg = <6>; + }; + + channel@7 { + reg = <7>; + }; + + channel@8 { + reg = <8>; + }; + }; + vbattb: clock-controller@1005c000 { compatible = "renesas,r9a08g045-vbattb"; reg = <0 0x1005c000 0 0x1000>;