Show patches with: Series = riscv: ASID-related and UP-related TLB flush enhancements       |    Archived = No       |   12 patches
Patch Series A/R/T S/W/F Date Submitter Delegate State
[v4,12/12] riscv: mm: Always use an ASID to flush mm contexts riscv: ASID-related and UP-related TLB flush enhancements - 1 - 14-- 2024-01-02 Samuel Holland Superseded
[v4,11/12] riscv: mm: Preserve global TLB entries when switching contexts riscv: ASID-related and UP-related TLB flush enhancements - 1 - 14-- 2024-01-02 Samuel Holland Superseded
[v4,10/12] riscv: mm: Make asid_bits a local variable riscv: ASID-related and UP-related TLB flush enhancements - 1 - 14-- 2024-01-02 Samuel Holland Superseded
[v4,09/12] riscv: mm: Use a fixed layout for the MM context ID riscv: ASID-related and UP-related TLB flush enhancements - 1 - 14-- 2024-01-02 Samuel Holland Superseded
[v4,08/12] riscv: mm: Introduce cntx2asid/cntx2version helper macros riscv: ASID-related and UP-related TLB flush enhancements - 1 - 14-- 2024-01-02 Samuel Holland Superseded
[v4,07/12] riscv: Avoid TLB flush loops when affected by SiFive CIP-1200 riscv: ASID-related and UP-related TLB flush enhancements - - - 14-- 2024-01-02 Samuel Holland Superseded
[v4,06/12] riscv: Apply SiFive CIP-1200 workaround to single-ASID sfence.vma riscv: ASID-related and UP-related TLB flush enhancements - - - 14-- 2024-01-02 Samuel Holland Superseded
[v4,05/12] riscv: mm: Combine the SMP and UP TLB flush code riscv: ASID-related and UP-related TLB flush enhancements - 1 - 14-- 2024-01-02 Samuel Holland Superseded
[v4,04/12] riscv: Only send remote fences when some other CPU is online riscv: ASID-related and UP-related TLB flush enhancements - - - 14-- 2024-01-02 Samuel Holland Superseded
[v4,03/12] riscv: mm: Broadcast kernel TLB flushes only when needed riscv: ASID-related and UP-related TLB flush enhancements - 1 - 14-- 2024-01-02 Samuel Holland Superseded
[v4,02/12] riscv: Use IPIs for remote cache/TLB flushes by default riscv: ASID-related and UP-related TLB flush enhancements - 1 - 14-- 2024-01-02 Samuel Holland Superseded
[v4,01/12] riscv: Flush the instruction cache during SMP bringup riscv: ASID-related and UP-related TLB flush enhancements - 1 - 131- 2024-01-02 Samuel Holland Superseded