From patchwork Sun Feb 18 10:19:21 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Minda Chen X-Patchwork-Id: 13561796 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 95FCDC4829E for ; Sun, 18 Feb 2024 10:20:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=3RjDNtNdnHFONxk9IaApAiihv5I7VJ+yYl5crP0hy1I=; b=P3HV3FgZ89Zzzv SJ2WO9dBl/eko1P5xPZDB069uJ7KEpsnnZG2rJofLwdM9RG+77llVVIwTRIi0ainjOSWpbwmLhEDT BN3HwBcr0i1fb8xGEUtF3sIuNuZZFGo9zqVGVdvwjvGsMCHYCRG/cSI0zTdQ4pbF3IwW5tD5+1myP JiLhBqSxfwJD6aMsULjEiaXOtpfG9f07gF6U3mO1ApGhNY7NBENUIqWI67PY+QUwU9+LOKNgCQOOw HSz92RqWlJVclgpXJQONqh4rM5F3fnwtQfkbPKm1gLNk0rvom2oU21fSe6NcFW2bSc80GUpyhYChc D/js/hxRzYiS3XIhmFUA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rbeH6-00000007UMT-3sJS; Sun, 18 Feb 2024 10:19:56 +0000 Received: from mail-bjschn02on2072d.outbound.protection.partner.outlook.cn ([2406:e500:4440:2::72d] helo=CHN02-BJS-obe.outbound.protection.partner.outlook.cn) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rbeGw-00000007UAa-3qNa for linux-riscv@lists.infradead.org; Sun, 18 Feb 2024 10:19:50 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=lznK5zPla0ZKQ12N58BbgApBsMrrW0MCAHyKgJ0wn0sQ75v2/FTLN28Rz8x1iX3wbTADJQTM9aYdhcwe5vK0lEHG+hfpZn12Ew32GClc+hKzWXHAYaVPRxsrx6oyPPgkhHesUEK3FxaqAYRkh4xf2OLVR2zQO6h7J7OAdBx8xpsZWuEHK7Ji/gb3JRWybk5VKasq2/ytcrB8Z2EGB+VC4DbLeLVHRgmZDA56IjXStc3N4qw5Ef4Fy6e+63orDjOLzD8nd1FTSFKlfho7Lvjk81xVvrikSAo8BeW9LZ+upcku77MrFTR8eqFfHXlLtKhUqXlIKb87RkpxK9UMTmO27g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=nIXi8JBQnxVNAlvrZCPiLc7iuf6UII3Un7BOHkCInrQ=; b=GYNYAZrLB+dBrXkhLWB1l3/THGdK2+KMIfI30niLbJ8yz35+g/F6RS8xj68C/5d2JPsXwqRSf2ZKbergKCUQ4/J/IgKtpOFkFTvUai36m1rdEop27JSIqIk/obb+bcKnqHRhpeFxZYAG8WDW1exQHYiCQ3H7YGM7h43MfPELKEPOQGk8I7HJzm+8xB7mebDN6gDaZeRY0/Pf6GsI1wCGvrU5sSCO4zp36u6DXNxo9Y7ZlMOF9rdcbjxtUGutfgGdAUkp9Yk5X515dqLPZjOy7EsMlo7XqrqC4JEzWQ33I9/Q6TjAF8aBbwOkJ2YNejV07lYXScPR39NOj3mSR1Gp7A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=starfivetech.com; dmarc=pass action=none header.from=starfivetech.com; dkim=pass header.d=starfivetech.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=starfivetech.com; Received: from SHXPR01MB0863.CHNPR01.prod.partner.outlook.cn (2406:e500:c311:25::15) by SHXPR01MB0464.CHNPR01.prod.partner.outlook.cn (2406:e500:c311:1d::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7249.50; Sun, 18 Feb 2024 10:19:36 +0000 Received: from SHXPR01MB0863.CHNPR01.prod.partner.outlook.cn ([fe80::5a5a:fa59:15fd:63dc]) by SHXPR01MB0863.CHNPR01.prod.partner.outlook.cn ([fe80::5a5a:fa59:15fd:63dc%3]) with mapi id 15.20.7249.051; Sun, 18 Feb 2024 10:19:36 +0000 From: Minda Chen To: Conor Dooley , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Lorenzo Pieralisi , Daire McNamara , Emil Renner Berthing , Krzysztof Kozlowski Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-pci@vger.kernel.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Philipp Zabel , Mason Huo , Leyfoon Tan , Kevin Xie , Minda Chen Subject: [PATCH v15 23/23] riscv: dts: starfive: add PCIe dts configuration for JH7110 Date: Sun, 18 Feb 2024 18:19:21 +0800 Message-Id: <20240218101921.113528-8-minda.chen@starfivetech.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240218101921.113528-1-minda.chen@starfivetech.com> References: <20240218101921.113528-1-minda.chen@starfivetech.com> X-ClientProxiedBy: NT0PR01CA0010.CHNPR01.prod.partner.outlook.cn (2406:e500:c510::21) To SHXPR01MB0863.CHNPR01.prod.partner.outlook.cn (2406:e500:c311:25::15) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SHXPR01MB0863:EE_|SHXPR01MB0464:EE_ X-MS-Office365-Filtering-Correlation-Id: 0558dd7e-d6ab-4cc9-6da0-08dc306b1baa X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: MOAQkIELSbAMHGT0owiz/gK9IKtDDZAPN7J8/H73JaAg3ijSubEWdlg6lV9pgSc7iPt4Dl1dwdfz43fY8WSVIlDhRyAJWmoMJEdTzX2tMHmTZczlJ/NifvG6QBxTmD9LiAFSO41L1WAgfj1e2cmhOaRK/XXSG6nSi6cRE6omX3/+PPgwkZoZOzzmCCyKOtQuRK6WNwVfTKR1rNnR2CU3EAIx4eBuEvU2GLZN0UKyrvKwO1/93eJ3M2rkniHwg5rJAtWOHplvs18rOBvMYhZ1GyJG1hMqOITLvQt0m/2LIkbAOjPE3Vvr1FMfyymk9vtdx+dwGTAeg/oMcTbzbKdKZDcmNTWrDVZLmgFnkVNR4GEyTSnKETzazGMF+bLN+NRuPKT+IPCe+LPCwnWeHs2bKh3sUZJSyV4NhA6gOl6mpfbdVO5AbJPReTMwQr9C5YbNdqSpfH5uYJamvYhU+7yfOiNy88POzzwEMxj4YwemuffrL2tX+jcwJaXT483xiFBmZSN6jFb3EGH7baafndmLJwLLdKwIGxmeSkrHw84NQmbYYYFxsicpuTKFogeSBVdR X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SHXPR01MB0863.CHNPR01.prod.partner.outlook.cn;PTR:;CAT:NONE;SFS:(13230031)(39830400003)(366004)(346002)(136003)(396003)(230922051799003)(1800799012)(451199024)(186009)(64100799003)(86362001)(83380400001)(40180700001)(40160700002)(38100700002)(36756003)(5660300002)(41320700001)(38350700005)(7416002)(2906002)(66946007)(4326008)(44832011)(54906003)(66476007)(41300700001)(8936002)(66556008)(8676002)(6666004)(52116002)(26005)(508600001)(110136005)(1076003)(107886003)(2616005);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: HR2TBmIz3ksq6Xpzb3etWIVfnIrrAEDrRnG67+w4E7MuO3QkEHFcaUOh6WiwZW1SJCLmYkX/nJRRrodKagI6UnebcFtGuFIqP0vDmoQuVOQK/lRb9F2YtJV6CY9FGorSlcKNE3i60dIDhoU+jMs4gaAyTrbKA/s7KnuMgJW3W5i3HK/cxQoQyPRiU8Ymg6MZgE+GFCXUauXKexf6thWOlrgHmf/zjPMqAiE6C+aEy8sJbkbEPuPponsoZLW+fscHRZbosqf/H7bWXlFLbYFlL7bb4Z8YQEKbj5RExTHwZRtxmSMo8ydQPElmX1UeChG2l6hc+RybLtuwjLvXEMJpG+MSY9JaadBuF76TVkQ0Rd5UJ6VFxPBDKOe79N24kWJ8NzhoeMpcat+zZzabajhg+6t1MMUShoXcS70d49a16tSVA4Udg+21bm7g86Z8LT7xrIUJftPvBkr72A6SRO5iKVabTOgzXlnf9Vw9RXiZkJ38/JQ9xLZpdkxW44tL+G/EEGjwDFSWdMakmOcMFpOY0ze7Fsa4VuxIS/izgDyXyiIgF0X2eIqQR59hFCI0+Tce+p+eyJtBBT94rwUwuvPqaSYw3GAPrd86eY7YFDVyqFvaOG9BUeUWaAIcaOyQI7itA6luDrWrYDr46INbFPhJ0PVxqZjy2hWR205cUcHPZsYgKhROohG1ZnFts0CwpUWachtJzhQ/DXbBeGC2HkvLY5igWPubgR4kb0hAWtLxrugZ47UvHS/VM+K4fjjf8VgqvaSDCsBNlCOp6PeFW10hh55KrQ2oqeU7nkyX0YoP2d6Dd6wo/Md9JRmiIHPAt2Tmt4OQUAS11LtfnFNkxXJRTTKZ1y5kVC3n82CUoAjXnUlhly3e5oHAmwBJy2iQk3KI/ikeMl0LPUkWooSGWe7G2F6CtsKlMQBsMpGrm7kGIC2680Ot6anwXqgpym80HDBs2MFEOKAc7WMDpll4yPOZcbKbMRt1UzoESuAKw2gckWRl8YOLfxRr6nlNoD8pnwoHSxBqFQsIqW0BlCxoA8oZxq5judbNcM4hGfkFLPVYHhYSvcrttzHrxrMR+sDQmqY/qv+vo2V3EzANnnmtdvp/CivRyLYw9i1QZuM9IlOgU65JO6UiJ4eptAsWx0cp6rZZljBxJh16ZoMZR32J588/GbbFxLMdKkMLO6BN8hx3IWHWdCDdg3q2Jf+AdQyrbk5FrIXIKeIXUHvwpOkZ6AaxYEIltG71pMhaUDUo8L8nTwiz3Q9lVxvloNgcp8VE/Giykq96zp0Y4FV3EqBGBjxKVjt2KdalcCqInShZUveihVvGJtX0bHhwwNdjHPY3bvDTfLEEE5tDQkGp/gsX8+9G1FtA1hW1/rbTuBsCuY863dVwu0ZzaVYug3NJS+hlq0o1tKpoeg12ibx+BjvY1+FFFRTTB1jZJiSAcWNAp2WXA+krniar+c9M/UrA/CfIVzQW3Za7+Jk2tD5/spcBAd0IM8A0Jebt52VbNaj97gY5IAT4HoEB4QtwLdg54SA6kEd+Bf/PAj637zwNuSS1yEFEJpNMHkfWo4fhxNGhcrrIouyDPYua9EVSHA8FASrEg1txa9pEqjipr+p2xC91iFSU1w== X-OriginatorOrg: starfivetech.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0558dd7e-d6ab-4cc9-6da0-08dc306b1baa X-MS-Exchange-CrossTenant-AuthSource: SHXPR01MB0863.CHNPR01.prod.partner.outlook.cn X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Feb 2024 10:19:36.4495 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: KsW73v2vWNgeoR1QaMnWRpzzJ+626+HK9+InQ5NcW9enDD+QO1u7MSXll9nabcwpZk7fLDjhvnFU1os75EaPskKQqqemxtFVfsIAsTSmN/Y= X-MS-Exchange-Transport-CrossTenantHeadersStamped: SHXPR01MB0464 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240218_021947_133086_7F50E7B7 X-CRM114-Status: UNSURE ( 7.28 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Add PCIe dts configuraion for JH7110 SoC platform. Signed-off-by: Minda Chen Reviewed-by: Hal Feng --- .../jh7110-starfive-visionfive-2.dtsi | 64 ++++++++++++++ arch/riscv/boot/dts/starfive/jh7110.dtsi | 86 +++++++++++++++++++ 2 files changed, 150 insertions(+) diff --git a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi index b89e9791efa7..2f8056d6f817 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi @@ -287,6 +287,22 @@ status = "okay"; }; +&pcie0 { + perst-gpios = <&sysgpio 26 GPIO_ACTIVE_LOW>; + phys = <&pciephy0>; + pinctrl-names = "default"; + pinctrl-0 = <&pcie0_pins>; + status = "okay"; +}; + +&pcie1 { + perst-gpios = <&sysgpio 28 GPIO_ACTIVE_LOW>; + phys = <&pciephy1>; + pinctrl-names = "default"; + pinctrl-0 = <&pcie1_pins>; + status = "okay"; +}; + &qspi { #address-cells = <1>; #size-cells = <0>; @@ -513,6 +529,54 @@ }; }; + pcie0_pins: pcie0-0 { + clkreq-pins { + pinmux = ; + bias-pull-down; + drive-strength = <2>; + input-enable; + input-schmitt-disable; + slew-rate = <0>; + }; + + wake-pins { + pinmux = ; + bias-pull-up; + drive-strength = <2>; + input-enable; + input-schmitt-disable; + slew-rate = <0>; + }; + }; + + pcie1_pins: pcie1-0 { + clkreq-pins { + pinmux = ; + bias-pull-down; + drive-strength = <2>; + input-enable; + input-schmitt-disable; + slew-rate = <0>; + }; + + wake-pins { + pinmux = ; + bias-pull-up; + drive-strength = <2>; + input-enable; + input-schmitt-disable; + slew-rate = <0>; + }; + }; + spi0_pins: spi0-0 { mosi-pins { pinmux = ; power-domains = <&pwrc JH7110_PD_VOUT>; }; + + pcie0: pcie@940000000 { + compatible = "starfive,jh7110-pcie"; + reg = <0x9 0x40000000 0x0 0x1000000>, + <0x0 0x2b000000 0x0 0x100000>; + reg-names = "cfg", "apb"; + linux,pci-domain = <0>; + #address-cells = <3>; + #size-cells = <2>; + #interrupt-cells = <1>; + ranges = <0x82000000 0x0 0x30000000 0x0 0x30000000 0x0 0x08000000>, + <0xc3000000 0x9 0x00000000 0x9 0x00000000 0x0 0x40000000>; + interrupts = <56>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc0 0x1>, + <0x0 0x0 0x0 0x2 &pcie_intc0 0x2>, + <0x0 0x0 0x0 0x3 &pcie_intc0 0x3>, + <0x0 0x0 0x0 0x4 &pcie_intc0 0x4>; + msi-controller; + device_type = "pci"; + starfive,stg-syscon = <&stg_syscon>; + bus-range = <0x0 0xff>; + clocks = <&syscrg JH7110_SYSCLK_NOC_BUS_STG_AXI>, + <&stgcrg JH7110_STGCLK_PCIE0_TL>, + <&stgcrg JH7110_STGCLK_PCIE0_AXI_MST0>, + <&stgcrg JH7110_STGCLK_PCIE0_APB>; + clock-names = "noc", "tl", "axi_mst0", "apb"; + resets = <&stgcrg JH7110_STGRST_PCIE0_AXI_MST0>, + <&stgcrg JH7110_STGRST_PCIE0_AXI_SLV0>, + <&stgcrg JH7110_STGRST_PCIE0_AXI_SLV>, + <&stgcrg JH7110_STGRST_PCIE0_BRG>, + <&stgcrg JH7110_STGRST_PCIE0_CORE>, + <&stgcrg JH7110_STGRST_PCIE0_APB>; + reset-names = "mst0", "slv0", "slv", "brg", + "core", "apb"; + status = "disabled"; + + pcie_intc0: interrupt-controller { + #address-cells = <0>; + #interrupt-cells = <1>; + interrupt-controller; + }; + }; + + pcie1: pcie@9c0000000 { + compatible = "starfive,jh7110-pcie"; + reg = <0x9 0xc0000000 0x0 0x1000000>, + <0x0 0x2c000000 0x0 0x100000>; + reg-names = "cfg", "apb"; + linux,pci-domain = <1>; + #address-cells = <3>; + #size-cells = <2>; + #interrupt-cells = <1>; + ranges = <0x82000000 0x0 0x38000000 0x0 0x38000000 0x0 0x08000000>, + <0xc3000000 0x9 0x80000000 0x9 0x80000000 0x0 0x40000000>; + interrupts = <57>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc1 0x1>, + <0x0 0x0 0x0 0x2 &pcie_intc1 0x2>, + <0x0 0x0 0x0 0x3 &pcie_intc1 0x3>, + <0x0 0x0 0x0 0x4 &pcie_intc1 0x4>; + msi-controller; + device_type = "pci"; + starfive,stg-syscon = <&stg_syscon>; + bus-range = <0x0 0xff>; + clocks = <&syscrg JH7110_SYSCLK_NOC_BUS_STG_AXI>, + <&stgcrg JH7110_STGCLK_PCIE1_TL>, + <&stgcrg JH7110_STGCLK_PCIE1_AXI_MST0>, + <&stgcrg JH7110_STGCLK_PCIE1_APB>; + clock-names = "noc", "tl", "axi_mst0", "apb"; + resets = <&stgcrg JH7110_STGRST_PCIE1_AXI_MST0>, + <&stgcrg JH7110_STGRST_PCIE1_AXI_SLV0>, + <&stgcrg JH7110_STGRST_PCIE1_AXI_SLV>, + <&stgcrg JH7110_STGRST_PCIE1_BRG>, + <&stgcrg JH7110_STGRST_PCIE1_CORE>, + <&stgcrg JH7110_STGRST_PCIE1_APB>; + reset-names = "mst0", "slv0", "slv", "brg", + "core", "apb"; + status = "disabled"; + + pcie_intc1: interrupt-controller { + #address-cells = <0>; + #interrupt-cells = <1>; + interrupt-controller; + }; + }; }; };