From patchwork Tue Jan 7 13:10:22 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13928900 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id BEDFAE77197 for ; Tue, 7 Jan 2025 13:14:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=xh2G0t0keB9Pi5sSMdBb8wH7XXChUyiIw9nyUbskhjY=; b=Kh1uqWp2zmm8AQ 79R7gP2poUnZU82sFlmDmPJfVXNUdttTQXYTa/vrr+OfWosFHaVHiO+NjIZ2Hz+agtiV7aX65sGr9 +frDqwXTtkui2wDJLJpXzFMkr0Fgv5MO2D9UA3CaWbFj+4CJ6UEdBsLSRsm+vk+u4Rt7Kq4gph+lC Cfhff12Xys8TJZae68j6VNMECxJswLFtdENabkiPzFUzcoZCR5uuNFuqMJ1ThwcCPeQv4Tnhiwio+ rFWMAtCfgKhVpH94/vVf7VV1SEeNI6HlVbpD24bFcxAJU9+3MGcpy7hFnR1r/n7UesOuVhRyaJ6tr 2Vjt1ghs0xme27qTRKrg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tV9PL-00000004xQZ-41pO; Tue, 07 Jan 2025 13:14:07 +0000 Received: from mail-wr1-x429.google.com ([2a00:1450:4864:20::429]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tV9Lo-00000004wVq-3NbS for linux-riscv@lists.infradead.org; Tue, 07 Jan 2025 13:10:32 +0000 Received: by mail-wr1-x429.google.com with SMTP id ffacd0b85a97d-3862f11a13dso1857409f8f.2 for ; Tue, 07 Jan 2025 05:10:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1736255427; x=1736860227; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=9Fl/eQkZJH18zTL1orpXZ1EJV3FIZbVYbkE1L+IoBj4=; b=XJP6VI09U6GqxKiWYJvUvB8XVAH6jxfDrNGvHkakw5XPD+yGA5Je/ldvwiYbYq1Wfg 03E+vohrFRsXKb4v3tj3v8q7eiMnctnKv/BvZB/Ci8yb9zg+V/C0Bg9GtYyFTZnqBs4i fTye8ebHN86zPP1BkyoPF052DgvgZ4eV0MfY4qEKyKjkZx+xaqRtaDsXX6j0vIJ60NAo tKHXJvqk0MNyR0U/D0bF9nHnQriGBxhz/OmFOD68t8wyT4RdQTjRCde9zMW+DfVKjl6t jUbe5XC5QbX8aUkRCbp3i9aZnIWxI9EAKtrjG9+SP9o5F0Kh+3Z3XG8dO63J7J56X1vf VZ9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736255427; x=1736860227; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=9Fl/eQkZJH18zTL1orpXZ1EJV3FIZbVYbkE1L+IoBj4=; b=aAlnkT5uiN5cgYWriafxXUX+YLJz4Pnec1HWJJRaPmIMU7GHBMaQua51oT6hSZOYTi XxUJOFk1UDlWxyvjONoQpnx8qI/uzDvikiNPavVWSU7/CR+dujK0cSEPebsELNqo1wXJ i6leBXiK1U32y4B1FoKF4iU7SxkhBweNAgI+9E9Roh8Wljl/HJUGCHaq5SW1wTAidTto jBIYG1a+EioNVZglYYSHqz13tNnL3kTeD8yRoIdABACDbZz9wDB7yp7mHUunE5yM8zP4 xjpOdRHzLKWlVQBs20kCzRHJLhcZDO4qBpp39U3nGw9ePgX58bswrzC7ZCSmGYIjZg5Y 9cZQ== X-Forwarded-Encrypted: i=1; AJvYcCWpDh+9HCTpxsMQlO5UMTan7uC6ohIEOayUAt6qcr1HaGqacfMacI+0UHTtY65ZwqgFoul2iKjUxMxF8g==@lists.infradead.org X-Gm-Message-State: AOJu0Yx0fH/8XZ24NTZLKFOMcIWpOgXGvyZdJSEl8ALeyrzhcH629tPp vixOrlTHuuWLV6DO5fE7AGUkGxLwQ/POB9SG9G66cTq5CGIatgsOcfl+ayuNzaI= X-Gm-Gg: ASbGncuV1l6zo6TSYKHZLfzMW34OvcbpCf8yWOMyyG7LM5+KXTz0aJgH3BlF0yg3MbP aq+Il45lrTsZkzl4LzmYjsAeviXLTCxRXwPY3Z5zLYEcY74Wl5ZAbeV52izBZQslpXHsWhfq+O8 XWev/9C1rY8x4ZORR3QfkBagUVchOBzw5DqcrYRL2mEJcstv7r7kDmOTQNR9rtZs5QkeE7c1mzm WP/JcCbsC3agIM6pVoGePl8uj0YkT9mdrzcbNYQ8rV0c/Ppuv7iSrTIWGw/PjFZH6k5/Us= X-Google-Smtp-Source: AGHT+IFfRKTmcWYhwuQK29x6GhgM+3KuBDEhfqEMYqrc2eSiz3KPEdyVrqLgqFdD9VKtsVU243o1zg== X-Received: by 2002:a05:6000:4022:b0:386:3213:5b78 with SMTP id ffacd0b85a97d-38a221e211dmr19758927f8f.3.1736255426632; Tue, 07 Jan 2025 05:10:26 -0800 (PST) Received: from krzk-bin.. ([178.197.223.165]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38a1c8332absm49772227f8f.38.2025.01.07.05.10.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Jan 2025 05:10:26 -0800 (PST) From: Krzysztof Kozlowski To: Daniel Lezcano , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Paul Walmsley , Samuel Holland , Geert Uytterhoeven , Magnus Damm , Laurent Pinchart , Chris Brandt , Yoshinori Sato , Palmer Dabbelt , Anup Patel , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-riscv@lists.infradead.org, linux-renesas-soc@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH] dt-bindings: timer: Correct indentation and style in DTS example Date: Tue, 7 Jan 2025 14:10:22 +0100 Message-ID: <20250107131024.246561-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250107_051028_869061_0F4D7039 X-CRM114-Status: GOOD ( 11.27 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org DTS example in the bindings should be indented with 2- or 4-spaces and aligned with opening '- |', so correct any differences like 3-spaces or mixtures 2- and 4-spaces in one binding. No functional changes here, but saves some comments during reviews of new patches built on existing code. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Niklas Söderlund --- .../bindings/timer/arm,twd-timer.yaml | 6 +-- .../bindings/timer/renesas,cmt.yaml | 44 +++++++++---------- .../bindings/timer/renesas,em-sti.yaml | 10 ++--- .../bindings/timer/renesas,mtu2.yaml | 14 +++--- .../bindings/timer/renesas,ostm.yaml | 10 ++--- .../bindings/timer/renesas,tmu.yaml | 22 +++++----- .../bindings/timer/renesas,tpu.yaml | 8 ++-- .../bindings/timer/sifive,clint.yaml | 2 +- 8 files changed, 58 insertions(+), 58 deletions(-) diff --git a/Documentation/devicetree/bindings/timer/arm,twd-timer.yaml b/Documentation/devicetree/bindings/timer/arm,twd-timer.yaml index 5684df6448ef..eb1127352c7b 100644 --- a/Documentation/devicetree/bindings/timer/arm,twd-timer.yaml +++ b/Documentation/devicetree/bindings/timer/arm,twd-timer.yaml @@ -50,7 +50,7 @@ examples: #include timer@2c000600 { - compatible = "arm,arm11mp-twd-timer"; - reg = <0x2c000600 0x20>; - interrupts = ; + compatible = "arm,arm11mp-twd-timer"; + reg = <0x2c000600 0x20>; + interrupts = ; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml index 5e09c04da30e..260b05f213e6 100644 --- a/Documentation/devicetree/bindings/timer/renesas,cmt.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,cmt.yaml @@ -178,29 +178,29 @@ examples: #include #include cmt0: timer@ffca0000 { - compatible = "renesas,r8a7790-cmt0", "renesas,rcar-gen2-cmt0"; - reg = <0xffca0000 0x1004>; - interrupts = , - ; - clocks = <&cpg CPG_MOD 124>; - clock-names = "fck"; - power-domains = <&sysc R8A7790_PD_ALWAYS_ON>; - resets = <&cpg 124>; + compatible = "renesas,r8a7790-cmt0", "renesas,rcar-gen2-cmt0"; + reg = <0xffca0000 0x1004>; + interrupts = , + ; + clocks = <&cpg CPG_MOD 124>; + clock-names = "fck"; + power-domains = <&sysc R8A7790_PD_ALWAYS_ON>; + resets = <&cpg 124>; }; cmt1: timer@e6130000 { - compatible = "renesas,r8a7790-cmt1", "renesas,rcar-gen2-cmt1"; - reg = <0xe6130000 0x1004>; - interrupts = , - , - , - , - , - , - , - ; - clocks = <&cpg CPG_MOD 329>; - clock-names = "fck"; - power-domains = <&sysc R8A7790_PD_ALWAYS_ON>; - resets = <&cpg 329>; + compatible = "renesas,r8a7790-cmt1", "renesas,rcar-gen2-cmt1"; + reg = <0xe6130000 0x1004>; + interrupts = , + , + , + , + , + , + , + ; + clocks = <&cpg CPG_MOD 329>; + clock-names = "fck"; + power-domains = <&sysc R8A7790_PD_ALWAYS_ON>; + resets = <&cpg 329>; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,em-sti.yaml b/Documentation/devicetree/bindings/timer/renesas,em-sti.yaml index 233d74d5402c..a7385d865bca 100644 --- a/Documentation/devicetree/bindings/timer/renesas,em-sti.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,em-sti.yaml @@ -38,9 +38,9 @@ examples: - | #include timer@e0180000 { - compatible = "renesas,em-sti"; - reg = <0xe0180000 0x54>; - interrupts = ; - clocks = <&sti_sclk>; - clock-names = "sclk"; + compatible = "renesas,em-sti"; + reg = <0xe0180000 0x54>; + interrupts = ; + clocks = <&sti_sclk>; + clock-names = "sclk"; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,mtu2.yaml b/Documentation/devicetree/bindings/timer/renesas,mtu2.yaml index 15d8dddf4ae9..e56c12f03f72 100644 --- a/Documentation/devicetree/bindings/timer/renesas,mtu2.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,mtu2.yaml @@ -66,11 +66,11 @@ examples: #include #include mtu2: timer@fcff0000 { - compatible = "renesas,mtu2-r7s72100", "renesas,mtu2"; - reg = <0xfcff0000 0x400>; - interrupts = ; - interrupt-names = "tgi0a"; - clocks = <&mstp3_clks R7S72100_CLK_MTU2>; - clock-names = "fck"; - power-domains = <&cpg_clocks>; + compatible = "renesas,mtu2-r7s72100", "renesas,mtu2"; + reg = <0xfcff0000 0x400>; + interrupts = ; + interrupt-names = "tgi0a"; + clocks = <&mstp3_clks R7S72100_CLK_MTU2>; + clock-names = "fck"; + power-domains = <&cpg_clocks>; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,ostm.yaml b/Documentation/devicetree/bindings/timer/renesas,ostm.yaml index e8c642166462..9ba858f094ab 100644 --- a/Documentation/devicetree/bindings/timer/renesas,ostm.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,ostm.yaml @@ -71,9 +71,9 @@ examples: #include #include ostm0: timer@fcfec000 { - compatible = "renesas,r7s72100-ostm", "renesas,ostm"; - reg = <0xfcfec000 0x30>; - interrupts = ; - clocks = <&mstp5_clks R7S72100_CLK_OSTM0>; - power-domains = <&cpg_clocks>; + compatible = "renesas,r7s72100-ostm", "renesas,ostm"; + reg = <0xfcfec000 0x30>; + interrupts = ; + clocks = <&mstp5_clks R7S72100_CLK_OSTM0>; + power-domains = <&cpg_clocks>; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,tmu.yaml b/Documentation/devicetree/bindings/timer/renesas,tmu.yaml index 75b0e7c70b62..b1229595acfb 100644 --- a/Documentation/devicetree/bindings/timer/renesas,tmu.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,tmu.yaml @@ -122,15 +122,15 @@ examples: #include #include tmu0: timer@ffd80000 { - compatible = "renesas,tmu-r8a7779", "renesas,tmu"; - reg = <0xffd80000 0x30>; - interrupts = , - , - , - ; - interrupt-names = "tuni0", "tuni1", "tuni2", "ticpi2"; - clocks = <&mstp0_clks R8A7779_CLK_TMU0>; - clock-names = "fck"; - power-domains = <&sysc R8A7779_PD_ALWAYS_ON>; - #renesas,channels = <3>; + compatible = "renesas,tmu-r8a7779", "renesas,tmu"; + reg = <0xffd80000 0x30>; + interrupts = , + , + , + ; + interrupt-names = "tuni0", "tuni1", "tuni2", "ticpi2"; + clocks = <&mstp0_clks R8A7779_CLK_TMU0>; + clock-names = "fck"; + power-domains = <&sysc R8A7779_PD_ALWAYS_ON>; + #renesas,channels = <3>; }; diff --git a/Documentation/devicetree/bindings/timer/renesas,tpu.yaml b/Documentation/devicetree/bindings/timer/renesas,tpu.yaml index 01554dff23d8..7a473b302775 100644 --- a/Documentation/devicetree/bindings/timer/renesas,tpu.yaml +++ b/Documentation/devicetree/bindings/timer/renesas,tpu.yaml @@ -49,8 +49,8 @@ additionalProperties: false examples: - | tpu: tpu@ffffe0 { - compatible = "renesas,tpu"; - reg = <0xffffe0 16>, <0xfffff0 12>; - clocks = <&pclk>; - clock-names = "fck"; + compatible = "renesas,tpu"; + reg = <0xffffe0 16>, <0xfffff0 12>; + clocks = <&pclk>; + clock-names = "fck"; }; diff --git a/Documentation/devicetree/bindings/timer/sifive,clint.yaml b/Documentation/devicetree/bindings/timer/sifive,clint.yaml index b42d43d2de48..d6a73be66765 100644 --- a/Documentation/devicetree/bindings/timer/sifive,clint.yaml +++ b/Documentation/devicetree/bindings/timer/sifive,clint.yaml @@ -76,6 +76,6 @@ examples: <&cpu2intc 3>, <&cpu2intc 7>, <&cpu3intc 3>, <&cpu3intc 7>, <&cpu4intc 3>, <&cpu4intc 7>; - reg = <0x2000000 0x10000>; + reg = <0x2000000 0x10000>; }; ...