From patchwork Mon Dec 6 14:29:25 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?M=C3=A5rten_Lindahl?= X-Patchwork-Id: 12658623 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 204CFC433F5 for ; Mon, 6 Dec 2021 14:29:52 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1343524AbhLFOdT (ORCPT ); Mon, 6 Dec 2021 09:33:19 -0500 Received: from smtp2.axis.com ([195.60.68.18]:10552 "EHLO smtp2.axis.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S245601AbhLFOdT (ORCPT ); Mon, 6 Dec 2021 09:33:19 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=axis.com; q=dns/txt; s=axis-central1; t=1638800991; x=1670336991; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=I56fq9oOSQa7fp6BC7G0m8hJ7yaBpxzTKGiw2H8tVwA=; b=TISV0DnlKjS6fIIxpx2SG+06+Tpg/xNg+jx2FesOuL8EGEyGkFYfvjcb UZ0feUcmeUL3QhNrfDtGPcLVeN9cxWoU2+mZ0luOzOmKf2SKgWS8hha4m zPJSHz/dr9UcW4SaxvoY4GK+sVkX0Lv5KRhVmziMxsbX2JuZXDlnz6ODF glYngvngFvkzI3BgT3FoSLvq99eNto73UgGy6L4+Z+fjP8j81bTnwsXva GYdQnxKrVyBQM/PuQIZgUQLlShYr8TzV4wBGJ4jg2DqPRXUdaxZEisSJg PDH+s8ZgjLJvyQLYiwWO7J7VtqgSW86LMW7o7barDojQP53abLeThFWZD w==; From: =?utf-8?q?M=C3=A5rten_Lindahl?= To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Jaehoon Chung CC: Doug Anderson , , , , , , =?utf-8?q?M=C3=A5rten_Lindahl?= Subject: [PATCH v2 0/4] Add ARTPEC-8 support to DWMMC controller Date: Mon, 6 Dec 2021 15:29:25 +0100 Message-ID: <20211206142929.26729-1-marten.lindahl@axis.com> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org Hi! The ARTPEC-8 SoC has a DWMMC controller that is compatible with the Exynos 7 version v2.70a. The main differences from Exynos 7 is that it does not support HS400 and has an extended data read timeout. To run this controller we need to add compatibility for ARTPEC-8, because we need a quirk to separate the configuration of the TMOUT register from the non ARTPEC-8 versions. This patchset is dependent on 2 changes that has been added to the mmc git next branch, but has not yet been merged to mainline: Patch 2 of this patchset depends on commit 0e6f2c4c2072b ("mmc: dw_mmc: add common capabilities to replace caps"). Patch 3 of this patchset depends on commit d5bc33487eab3 ("mmc: dw_mmc: Allow lower TMOUT value than maximum"). Kind regards Mårten Lindahl Changes in v2: - Change compatible string vendor prefix - Removed unnecessary comment - Change 1<<0 to BIT(0) Mårten Lindahl (4): dt-bindings: mmc: exynos-dw-mshc: Add support for ARTPEC-8 mmc: dw_mmc-exynos: Add support for ARTPEC-8 mmc: dw_mmc: Add quirk for extended data read timeout mmc: dw_mmc: Do not wait for DTO in case of error .../bindings/mmc/exynos-dw-mshc.txt | 2 + drivers/mmc/host/dw_mmc-exynos.c | 52 +++++++++++++++---- drivers/mmc/host/dw_mmc.c | 41 +++++++++++++-- drivers/mmc/host/dw_mmc.h | 6 +++ 4 files changed, 86 insertions(+), 15 deletions(-)