From patchwork Fri Jan 19 11:11:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 13523652 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2018D4C3D6 for ; Fri, 19 Jan 2024 11:11:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705662710; cv=none; b=OH+X8G0UHM/fdVSZZw29sy4s9WbSdVFG8b62+e7CuZ+qGcqKVYQfy7He0kmsikIZapLn5HWUZryMmXTX2mt4IT2dLRxTUTo4gUTL70ml/F8bJgvlDu45MD9cqLwOIYXjjVluJmwIuVJknGpwwFJSfHJ7NDg7rRMOSbLyJggcuJo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705662710; c=relaxed/simple; bh=OGQtZLKrPxDoakHtxJ2AlI+ihVOAm30q1lZ5mJXixds=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=gPRuNj4xliCF3TWXtIh5jaIo7ZnuHuiz7wUGVe/beHAxdoF++zG6JHOcDJ95Lf6O0b+1ucCQ0pwANddbifSRt49+WanqtKnyAWtTLk2bKi2YNOXRWRRvwPmnKqjLgMWJ/DPfXMFz0uOi204o4nDOBY09wAIkX/4h2nzG6H5G39k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=C0BSiKTF; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="C0BSiKTF" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-337d90030bfso480775f8f.2 for ; Fri, 19 Jan 2024 03:11:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1705662706; x=1706267506; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=Gde/CEZexSF+MgWdYhtnhm3Pk0rf6HJ1JZWUNmdN21Q=; b=C0BSiKTFXb1hujP8Z8m3Q9r7oUJYd4RtKU3rxnv1Fa2+0yR8HtMcyOTYk4VoJULia+ WUfqqosU6BvHEughcdD3p7EaiwdglVwMxP/pxH4r31yuTWaUbZvvUWhSf2+SsE35h02m IilTp0n//2hyrQVzUd7Kh4BGjZWQJInUE9xcNGHpF+v55XOT/9Qb2km8w3E9mpLxf6h0 h5NvI7PpZ0v7gRDAEDku/co6tzAZZjFuyFoKSC5O9mw3YtvxyDckwNAGruJA163G9hll lPmz+I/7HmKoeqTu3fQhHALLAQZeQEDsRwuw7FfprGCuvnTOwm0GT724FrmQNOeTFijv cjiw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1705662706; x=1706267506; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Gde/CEZexSF+MgWdYhtnhm3Pk0rf6HJ1JZWUNmdN21Q=; b=eV6CSJea0JW/D2HndLkY0c4dGEWZTawI4IgIg2IRI6PTkFFpEKeg8fknQatkMGEXF8 cLk+1o3zc6M/vziHpLvLTcRUwdVYEQIEkkGEmes48nTIFoIkXT9QUb00qWYAvbk7JSAd 80Qf02L1fZo59Nj+hSh6in01et1ycuxpgd2MUFSM7v/XuGMDstOQgNDUkSR3IlNPPXUR qFVoZIcYHeEQmsDi+eZCXPM/JkkW/PGSFmAyyTUKuDtp+86RNKDGXJQMcF+UWlWoCs6g Z2b/AODXdiFfFeFuNiTlTW+qU0+I07layXC4EBz17ML7ZvBwxLYJFzdhjJPiyYfOasJh 52pw== X-Gm-Message-State: AOJu0YxpMIl/Oh1hLVLDjp+uxXLzJqE1xbDvjCY3FDNFdNxYeEZzfr8l ilYuX34+pQ7/CdPnDSvgI+keLVJ00sfO2wwG9Y5CfU4gPYn8xkCk52F0q2nqO5c= X-Google-Smtp-Source: AGHT+IGtifd9K3NZvVC90VJrmNNTi5MUmQ5FbQ71/eCU55PSRhdJPA5+wlVQwRHcx3gTkzT850iqRQ== X-Received: by 2002:a5d:5183:0:b0:337:bf81:e06c with SMTP id k3-20020a5d5183000000b00337bf81e06cmr639071wrv.79.1705662706307; Fri, 19 Jan 2024 03:11:46 -0800 (PST) Received: from ta2.c.googlers.com.com (88.140.78.34.bc.googleusercontent.com. [34.78.140.88]) by smtp.gmail.com with ESMTPSA id o10-20020a5d62ca000000b00337d4ce6ab4sm3341868wrv.20.2024.01.19.03.11.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 19 Jan 2024 03:11:45 -0800 (PST) From: Tudor Ambarus To: peter.griffin@linaro.org, mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org Cc: andi.shyti@kernel.org, alim.akhtar@samsung.com, s.nawrocki@samsung.com, tomasz.figa@gmail.com, cw00.choi@samsung.com, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-i2c@vger.kernel.org, andre.draszik@linaro.org, semen.protsenko@linaro.org, willmcvicker@google.com, kernel-team@android.com, Tudor Ambarus Subject: [PATCH v4 0/8] GS101 Oriole: CMU_PERIC0 support and USI updates Date: Fri, 19 Jan 2024 11:11:24 +0000 Message-ID: <20240119111132.1290455-1-tudor.ambarus@linaro.org> X-Mailer: git-send-email 2.43.0.429.g432eaa2c6b-goog Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 v4 drops the serial patches as they should be queued through the tty tree. It also fixes the CMU PERIC0 DIV widths -> from 3 to 4. Saw the bug while enabling SPI. This patch set shall be queued after the cmu_misc clock name fixes from: https://lore.kernel.org/linux-arm-kernel/20240109114908.3623645-1-tudor.ambarus@linaro.org/ Users that want to test the series must merge the serial patches to infer the 32-bit register accesses from the compatible, otherwise they'll see a Serror Interrupt as in this patch set we remove the reg-io-width = <4> property. The serial set can be found at: https://lore.kernel.org/linux-arm-kernel/20240119104526.1221243-1-tudor.ambarus@linaro.org/T/#t Add support for PERIC0 clocks. Use them for USI in serial and I2C configurations. Tested the serial at different baudrates (115200, 1M, 3M) and the I2C with an at24 eeprom, all went fine. Cheers, ta Changes in v4: - drop all serial patches as they should be taken via Greg's tty tree - fix CMU PERIC0 DIV widths -> from 3 to 4. Discovered the bug while testing SPI - collect Sam's R-b tags Changes in v3: - rename cmu_peric0 clocks to just "bus" and "ip" and then comply with the change in device tree and clock driver - reposition ``iotype`` of ``struct s3c24xx_uart_info`` to reduce the memory footprint of the struct. A patch set reworking the members of the struct will follow. - fix the usi8 clocks order in the device tree - collect Peter's R-b tags - changes log in each patch set as well, in the comments section under ```---``` Changes in v2: - gs101 serial - infer the reg-io-width from the compatible as the entire PERIC block allows just 32-bit register accesses. - identify the critical clocks faaaaaaarom PERIC0 and mark them accordingly (if disabled theslocks hang the system even if their parents are still enabled). - update dtsi and use USI's gate clocks instead of the dividers clocks - move hsi2c_8 cells and pinctrls into dtsi - address Sam's cosmetic changes in the device tree files - drop defconfig patches (savedefconfig output & at24 eeprom enablement) - collect Acked-by and Reviewed-by tags - changes log in each patch as well, in the comments section under ```---``` Tudor Ambarus (8): dt-bindings: clock: google,gs101-clock: add PERIC0 clock management unit dt-bindings: i2c: exynos5: add google,gs101-hsi2c compatible clk: samsung: gs101: add support for cmu_peric0 arm64: dts: exynos: gs101: remove reg-io-width from serial arm64: dts: exynos: gs101: enable cmu-peric0 clock controller arm64: dts: exynos: gs101: update USI UART to use peric0 clocks arm64: dts: exynos: gs101: define USI8 with I2C configuration arm64: dts: exynos: gs101: enable eeprom on gs101-oriole .../bindings/clock/google,gs101-clock.yaml | 25 +- .../devicetree/bindings/i2c/i2c-exynos5.yaml | 1 + .../boot/dts/exynos/google/gs101-oriole.dts | 14 + arch/arm64/boot/dts/exynos/google/gs101.dtsi | 54 +- drivers/clk/samsung/clk-gs101.c | 583 ++++++++++++++++++ include/dt-bindings/clock/google,gs101.h | 81 +++ 6 files changed, 745 insertions(+), 13 deletions(-)