From patchwork Fri Dec 20 12:57:25 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rahul Sharma X-Patchwork-Id: 3388311 Return-Path: X-Original-To: patchwork-linux-samsung-soc@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork2.web.kernel.org (Postfix) with ESMTP id BEEA1C0D4A for ; Fri, 20 Dec 2013 12:55:06 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 741A2206F1 for ; Fri, 20 Dec 2013 12:55:05 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id EB1B6206EF for ; Fri, 20 Dec 2013 12:55:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932536Ab3LTMzC (ORCPT ); Fri, 20 Dec 2013 07:55:02 -0500 Received: from mailout1.samsung.com ([203.254.224.24]:27129 "EHLO mailout1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932526Ab3LTMzA (ORCPT ); Fri, 20 Dec 2013 07:55:00 -0500 Received: from epcpsbgr5.samsung.com (u145.gpu120.samsung.co.kr [203.254.230.145]) by mailout1.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MY3003HYVVNL270@mailout1.samsung.com>; Fri, 20 Dec 2013 21:54:59 +0900 (KST) Received: from epcpsbgm2.samsung.com ( [172.20.52.123]) by epcpsbgr5.samsung.com (EPCPMTA) with SMTP id 6F.83.14803.22E34B25; Fri, 20 Dec 2013 21:54:59 +0900 (KST) X-AuditID: cbfee691-b7efc6d0000039d3-07-52b43e22c5ab Received: from epmmp1.local.host ( [203.254.227.16]) by epcpsbgm2.samsung.com (EPCPMTA) with SMTP id D3.AC.28157.22E34B25; Fri, 20 Dec 2013 21:54:58 +0900 (KST) Received: from chrome-server.sisodomain.com ([107.108.73.106]) by mmp1.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MY300965VVAUU20@mmp1.samsung.com>; Fri, 20 Dec 2013 21:54:58 +0900 (KST) From: Rahul Sharma To: linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: mturquette@linaro.org, kgene.kim@samsung.com, thomas.ab@samsung.com, tomasz.figa@gmail.com, joshi@samsung.com, r.sh.open@gmail.com, Rahul Sharma Subject: [PATCH 2/3] ARM: dts: replace clock numbers with macros for exynos5420 Date: Fri, 20 Dec 2013 18:27:25 +0530 Message-id: <1387544246-31658-3-git-send-email-rahul.sharma@samsung.com> X-Mailer: git-send-email 1.7.10.4 In-reply-to: <1387544246-31658-1-git-send-email-rahul.sharma@samsung.com> References: <1387544246-31658-1-git-send-email-rahul.sharma@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFmpkkeLIzCtJLcpLzFFi42JZI2JSratstyXIYHcDm8X8I+dYLb7v+sJu 0bvgKpvFpsfXWC1mnN/HZPF0wkU2i4Uv4i2mLDrMatGxjNFi1a4/jA5cHjtn3WX3uHNtD5vH 5iX1Hn1bVjF6fN4kF8AaxWWTkpqTWZZapG+XwJWxe8kploJPehXT/0xhamBsVeli5OSQEDCR +PjhExOELSZx4d56ti5GLg4hgaWMErN3NDDCFE1/vgkqsYhR4uz9FkYIp5dJ4t/XPhaQKjYB XYnZB58BJTg4RAQyJTZuyQUJMwtsZpT4tlkNJCws4C8x5Z88SJhFQFVizd8rYPN5BTwk9n7o ZIXYpSjR/WwCG4jNKeAp8e/Xe3YQWwio5vOEE+wgayUE1rFL3Js8kQ1ikIDEt8mHWEDmSwjI Smw6wAwxR1Li4IobLBMYhRcwMqxiFE0tSC4oTkovMtUrTswtLs1L10vOz93ECAz+0/+eTdzB eP+A9SHGZKBxE5mlRJPzgdGTVxJvaGxmZGFqYmpsZG5pRpqwkjhv+qOkICGB9MSS1OzU1ILU ovii0pzU4kOMTBycUg2M1nNN/KI3Lv0SuSjy6fZjkdsn9uxkmWOtdH9pwV2B7GsVH+r+To5i 75Npn6bGNt9ij6immeyUVlmVqFk77OY9ZVq7wO7HnYicSu5eGcHDPg/ly7NOtd+YcT+yY55M +1L/aI2l4pWZV6dExK1R7GKfskdrlsQD8QJWjfWXdi99tXxmZJm385ZPSizFGYmGWsxFxYkA AOxaQZQCAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrHIsWRmVeSWpSXmKPExsVy+t9jAV0luy1BBncvW1jMP3KO1eL7ri/s Fr0LrrJZbHp8jdVixvl9TBZPJ1xks1j4It5iyqLDrBYdyxgtVu36w+jA5bFz1l12jzvX9rB5 bF5S79G3ZRWjx+dNcgGsUQ2MNhmpiSmpRQqpecn5KZl56bZK3sHxzvGmZgaGuoaWFuZKCnmJ uam2Si4+AbpumTlANykplCXmlAKFAhKLi5X07TBNCA1x07WAaYzQ9Q0JgusxMkADCWsYM3Yv OcVS8EmvYvqfKUwNjK0qXYycHBICJhLTn29ig7DFJC7cWw9kc3EICSxilDh7v4URwullkvj3 tY8FpIpNQFdi9sFnQAkODhGBTImNW3JBwswCmxklvm1WAwkLC/hLTPknDxJmEVCVWPP3CiOI zSvgIbH3QycrxC5Fie5nE8D2cgp4Svz79Z4dxBYCqvk84QT7BEbeBYwMqxhFUwuSC4qT0nON 9IoTc4tL89L1kvNzNzGCY+uZ9A7GVQ0WhxgFOBiVeHgL9DcHCbEmlhVX5h5ilOBgVhLh7dfe EiTEm5JYWZValB9fVJqTWnyIMRnoqonMUqLJ+cC4zyuJNzQ2MTc1NrU0sTAxsyRNWEmc92Cr daCQQHpiSWp2ampBahHMFiYOTqkGxilyVZ63mQpNSh9lznK7mm1qF7rbO0bp/YoSFm+nwvlr bwUEnDBmfdLc4pZdst64fZs7m+ZGzRXWXpX/fWJUVqoYWE8+Zz4lV1esjVWuaHNP1Y5XZRaf lzOZx9VMbDkWfSjKx5y7sDEy+mqg6EXt8CLeG4f+Ownt2Hwg/SfrHOVZaqtnWiopsRRnJBpq MRcVJwIAm9E2afECAAA= DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected Sender: linux-samsung-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org X-Spam-Status: No, score=-7.4 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP DT nodes contain clock numbers which are referred by drivers to get the clocks. These numbers are replaced by MACROs which are defined in the exynos5420-clk.h header file. Signed-off-by: Rahul Sharma --- arch/arm/boot/dts/exynos5420.dtsi | 47 +++++++++++++++++++------------------ 1 file changed, 24 insertions(+), 23 deletions(-) diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi index e552608..db8b2da 100644 --- a/arch/arm/boot/dts/exynos5420.dtsi +++ b/arch/arm/boot/dts/exynos5420.dtsi @@ -17,6 +17,7 @@ #include "exynos5420-pinctrl.dtsi" #include +#include / { compatible = "samsung,exynos5420"; @@ -62,7 +63,7 @@ compatible = "samsung,exynos5420-audss-clock"; reg = <0x03810000 0x0C>; #clock-cells = <1>; - clocks = <&clock 148>; + clocks = <&clock SCLK_MAUDIO0>; clock-names = "sclk_audio"; }; @@ -70,7 +71,7 @@ compatible = "samsung,mfc-v7"; reg = <0x11000000 0x10000>; interrupts = <0 96 0>; - clocks = <&clock 401>; + clocks = <&clock ACLK_MFC>; clock-names = "mfc"; }; @@ -80,7 +81,7 @@ #address-cells = <1>; #size-cells = <0>; reg = <0x12200000 0x2000>; - clocks = <&clock 351>, <&clock 132>; + clocks = <&clock ACLK_MMC0>, <&clock SCLK_MMC0>; clock-names = "biu", "ciu"; fifo-depth = <0x40>; status = "disabled"; @@ -92,7 +93,7 @@ #address-cells = <1>; #size-cells = <0>; reg = <0x12210000 0x2000>; - clocks = <&clock 352>, <&clock 133>; + clocks = <&clock ACLK_MMC1>, <&clock SCLK_MMC1>; clock-names = "biu", "ciu"; fifo-depth = <0x40>; status = "disabled"; @@ -104,7 +105,7 @@ #address-cells = <1>; #size-cells = <0>; reg = <0x12220000 0x1000>; - clocks = <&clock 353>, <&clock 134>; + clocks = <&clock ACLK_MMC2>, <&clock SCLK_MMC2>; clock-names = "biu", "ciu"; fifo-depth = <0x40>; status = "disabled"; @@ -118,7 +119,7 @@ interrupt-parent = <&mct_map>; interrupts = <0>, <1>, <2>, <3>, <4>, <5>, <6>, <7>, <8>, <9>, <10>, <11>; - clocks = <&clock 1>, <&clock 315>; + clocks = <&clock FIN_PLL>, <&clock PCLK_MCT>; clock-names = "fin_pll", "mct"; mct_map: mct-map { @@ -207,28 +208,28 @@ }; rtc@101E0000 { - clocks = <&clock 317>; + clocks = <&clock PCLK_RTC>; clock-names = "rtc"; status = "okay"; }; serial@12C00000 { - clocks = <&clock 257>, <&clock 128>; + clocks = <&clock PCLK_UART0>, <&clock SCLK_UART0>; clock-names = "uart", "clk_uart_baud0"; }; serial@12C10000 { - clocks = <&clock 258>, <&clock 129>; + clocks = <&clock PCLK_UART1>, <&clock SCLK_UART1>; clock-names = "uart", "clk_uart_baud0"; }; serial@12C20000 { - clocks = <&clock 259>, <&clock 130>; + clocks = <&clock PCLK_UART2>, <&clock SCLK_UART2>; clock-names = "uart", "clk_uart_baud0"; }; serial@12C30000 { - clocks = <&clock 260>, <&clock 131>; + clocks = <&clock PCLK_UART3>, <&clock SCLK_UART3>; clock-names = "uart", "clk_uart_baud0"; }; @@ -239,14 +240,14 @@ }; dp-controller@145B0000 { - clocks = <&clock 412>; + clocks = <&clock PCLK_DP1>; clock-names = "dp"; phys = <&dp_phy>; phy-names = "dp"; }; fimd@14400000 { - clocks = <&clock 147>, <&clock 421>; + clocks = <&clock SCLK_FIMD1>, <&clock ACLK_FIMD1>; clock-names = "sclk_fimd", "fimd"; }; @@ -254,7 +255,7 @@ compatible = "samsung,exynos-adc-v2"; reg = <0x12D10000 0x100>, <0x10040720 0x4>; interrupts = <0 106 0>; - clocks = <&clock 270>; + clocks = <&clock PCLK_TSADC>; clock-names = "adc"; #io-channel-cells = <1>; io-channel-ranges; @@ -267,7 +268,7 @@ interrupts = <0 56 0>; #address-cells = <1>; #size-cells = <0>; - clocks = <&clock 261>; + clocks = <&clock PCLK_I2C0>; clock-names = "i2c"; pinctrl-names = "default"; pinctrl-0 = <&i2c0_bus>; @@ -280,7 +281,7 @@ interrupts = <0 57 0>; #address-cells = <1>; #size-cells = <0>; - clocks = <&clock 262>; + clocks = <&clock PCLK_I2C1>; clock-names = "i2c"; pinctrl-names = "default"; pinctrl-0 = <&i2c1_bus>; @@ -293,7 +294,7 @@ interrupts = <0 58 0>; #address-cells = <1>; #size-cells = <0>; - clocks = <&clock 263>; + clocks = <&clock PCLK_I2C2>; clock-names = "i2c"; pinctrl-names = "default"; pinctrl-0 = <&i2c2_bus>; @@ -306,7 +307,7 @@ interrupts = <0 59 0>; #address-cells = <1>; #size-cells = <0>; - clocks = <&clock 264>; + clocks = <&clock PCLK_I2C3>; clock-names = "i2c"; pinctrl-names = "default"; pinctrl-0 = <&i2c3_bus>; @@ -317,8 +318,8 @@ compatible = "samsung,exynos5420-hdmi"; reg = <0x14530000 0x70000>; interrupts = <0 95 0>; - clocks = <&clock 413>, <&clock 143>, <&clock 768>, - <&clock 158>, <&clock 640>; + clocks = <&clock PCLK_HDMI>, <&clock SCLK_HDMI>, <&clock DOUT_PIXEL>, + <&clock SCLK_HDMIPHY>, <&clock MOUT_HDMI>; clock-names = "hdmi", "sclk_hdmi", "sclk_pixel", "sclk_hdmiphy", "mout_hdmi"; status = "disabled"; @@ -340,7 +341,7 @@ compatible = "samsung,exynos5420-mixer"; reg = <0x14450000 0x10000>; interrupts = <0 94 0>; - clocks = <&clock 431>, <&clock 143>; + clocks = <&clock ACLK_MIXER>, <&clock SCLK_HDMI>; clock-names = "mixer", "sclk_hdmi"; }; @@ -348,7 +349,7 @@ compatible = "samsung,exynos5-gsc"; reg = <0x13e00000 0x1000>; interrupts = <0 85 0>; - clocks = <&clock 465>; + clocks = <&clock ACLK_GSCL0>; clock-names = "gscl"; samsung,power-domain = <&gsc_pd>; }; @@ -357,7 +358,7 @@ compatible = "samsung,exynos5-gsc"; reg = <0x13e10000 0x1000>; interrupts = <0 86 0>; - clocks = <&clock 466>; + clocks = <&clock ACLK_GSCL1>; clock-names = "gscl"; samsung,power-domain = <&gsc_pd>; };