From patchwork Wed Jan 25 11:51:58 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marek Szyprowski X-Patchwork-Id: 9536875 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 357D2601D7 for ; Wed, 25 Jan 2017 11:52:37 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2583826E75 for ; Wed, 25 Jan 2017 11:52:37 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 1A66227C0C; Wed, 25 Jan 2017 11:52:37 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id AE99126E75 for ; Wed, 25 Jan 2017 11:52:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752035AbdAYLwf (ORCPT ); Wed, 25 Jan 2017 06:52:35 -0500 Received: from mailout2.w1.samsung.com ([210.118.77.12]:57547 "EHLO mailout2.w1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751411AbdAYLwe (ORCPT ); Wed, 25 Jan 2017 06:52:34 -0500 Received: from eucas1p2.samsung.com (unknown [182.198.249.207]) by mailout2.w1.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTP id <0OKC00FCW3N44S10@mailout2.w1.samsung.com> for linux-samsung-soc@vger.kernel.org; Wed, 25 Jan 2017 11:52:16 +0000 (GMT) Received: from eusmges3.samsung.com (unknown [203.254.199.242]) by eucas1p2.samsung.com (KnoxPortal) with ESMTP id 20170125115216eucas1p202b76cb8dc3bd1a83cedd0eebf948c08~dAYgRtAy01351213512eucas1p2Z; Wed, 25 Jan 2017 11:52:16 +0000 (GMT) Received: from eucas1p2.samsung.com ( [182.198.249.207]) by eusmges3.samsung.com (EUCPMTA) with SMTP id 47.E3.09557.F6198885; Wed, 25 Jan 2017 11:52:15 +0000 (GMT) Received: from eusmgms2.samsung.com (unknown [182.198.249.180]) by eucas1p2.samsung.com (KnoxPortal) with ESMTP id 20170125115215eucas1p239b83cbdfead5b59e3cbbc6e3d3a4b22~dAYfkKHEx1507215072eucas1p2Z; Wed, 25 Jan 2017 11:52:15 +0000 (GMT) X-AuditID: cbfec7f2-f790f6d000002555-90-5888916f4884 Received: from eusync1.samsung.com ( [203.254.199.211]) by eusmgms2.samsung.com (EUCPMTA) with SMTP id 0C.BE.10233.C6198885; Wed, 25 Jan 2017 11:52:12 +0000 (GMT) Received: from AMDC2765.digital.local ([106.116.147.25]) by eusync1.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTPA id <0OKC00J3F3MWGC90@eusync1.samsung.com>; Wed, 25 Jan 2017 11:52:14 +0000 (GMT) From: Marek Szyprowski To: linux-samsung-soc@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Krzysztof Kozlowski , Bartlomiej Zolnierkiewicz , Chanwoo Choi Subject: [PATCH 2/2] arm64: dts: exynos: Add initial configuration for DISP clocks for TM2/TM2e Date: Wed, 25 Jan 2017 12:51:58 +0100 Message-id: <1485345118-3082-3-git-send-email-m.szyprowski@samsung.com> X-Mailer: git-send-email 1.9.1 In-reply-to: <1485345118-3082-1-git-send-email-m.szyprowski@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrFIsWRmVeSWpSXmKPExsWy7djP87r5EzsiDC7P0bfYOGM9q8X1L89Z Lc6f38BuMeP8PiaLtUfuslscftPO6sDmsWlVJ5tH35ZVjB6fN8kFMEdx2aSk5mSWpRbp2yVw ZUz79oK54K5QxaUFh5gbGJ/wdzFyckgImEh8/LuFHcIWk7hwbz1bFyMXh5DAUkaJL5t+s0A4 nxklHmzazwbTsX9NN1TVMkaJiT1rmSCcBiaJyR8vg81iEzCU6HrbBdYhIqAq8bltATtIEbPA U0aJe4tbmEASwgKJEs3/poMVsQAVnVwylRXE5hVwl3jwZSszxDo5iZPHJoPFOQU8JN7+6mQF GSQhcJtNYvmNRqBBHECOrMSmA8wQpovE3HN1EK3CEq+Ow/wmI3F5cjcLhN3PKNHUqg1hz2CU OPeWF8K2ljh8/CLYKmYBPolJ26ZDjeSV6GgTgijxkLj2dRbUZY4Sv+b8gvp9NqPEgkUbGScw yixgZFjFKJJaWpybnlpsrFecmFtcmpeul5yfu4kRGKOn/x3/tIPx6wmrQ4wCHIxKPLwvUtoj hFgTy4orcw8xSnAwK4nwOrR0RAjxpiRWVqUW5ccXleakFh9ilOZgURLn3bPgSriQQHpiSWp2 ampBahFMlomDU6qBca78l2AX14QTjVd+lShdqZQ99HnfmYePV+nWvljFNal4jvzBW1NnhU7t MDg225AvX+f80ntLHpnNvPT69AmNt6d4PebzPj0ZH3HLp+q1X9XBZBG9O/4nHLcVupzc8TBI 2ythssL89Y6dZ6+1iLZrXm/V/nmi5Ox1cf4960Ofy5Qxb3143PZPrr0SS3FGoqEWc1FxIgCq 5dA+zQIAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrFLMWRmVeSWpSXmKPExsVy+t/xy7o5EzsiDG5cEbDYOGM9q8X1L89Z Lc6f38BuMeP8PiaLtUfuslscftPO6sDmsWlVJ5tH35ZVjB6fN8kFMEe52WSkJqakFimk5iXn p2TmpdsqhYa46VooKeQl5qbaKkXo+oYEKSmUJeaUAnlGBmjAwTnAPVhJ3y7BLWPatxfMBXeF Ki4tOMTcwPiEv4uRk0NCwERi/5puNghbTOLCvfVgtpDAEkaJ4w1WXYxcQHYTk8TJWxtZQBJs AoYSXW+7wIpEBFQlPrctYAcpYhZ4zijxfnc/WJGwQKJE87/pYEUsQEUnl0xlBbF5BdwlHnzZ ygyxTU7i5LHJYHFOAQ+Jt786WSE2u0vMXfyEaQIj7wJGhlWMIqmlxbnpucVGesWJucWleel6 yfm5mxiB4brt2M8tOxi73gUfYhTgYFTi4Z2Q1B4hxJpYVlyZe4hRgoNZSYTXoaUjQog3JbGy KrUoP76oNCe1+BCjKdBRE5mlRJPzgbGUVxJvaGJobmloZGxhYW5kpCTOO/XDlXAhgfTEktTs 1NSC1CKYPiYOTqkGxvz5RkdK7iz+KDBPVE5EiknkiItUSlNa+tO0hifnnycKtz9Wv7a2pchT 0eyXl/nTNo9n7tc3z+BTmfOg9U6rHs8te/UCHefsZdc+OLUuWhq5++KluXO8lTWWLaneI5w1 df0Fpqayec9V2zT//1o9/0x7+sHbk08E7Z7Qv1/t0aFdvIxzngRvT1BiKc5INNRiLipOBACr 1R3vbQIAAA== X-MTR: 20000000000000000@CPGS X-CMS-MailID: 20170125115215eucas1p239b83cbdfead5b59e3cbbc6e3d3a4b22 X-Msg-Generator: CA X-Sender-IP: 182.198.249.180 X-Local-Sender: =?UTF-8?B?TWFyZWsgU3p5cHJvd3NraRtTUlBPTC1LZXJuZWwgKFRQKRs=?= =?UTF-8?B?7IK87ISx7KCE7J6QG1NlbmlvciBTb2Z0d2FyZSBFbmdpbmVlcg==?= X-Global-Sender: =?UTF-8?B?TWFyZWsgU3p5cHJvd3NraRtTUlBPTC1LZXJuZWwgKFRQKRtT?= =?UTF-8?B?YW1zdW5nIEVsZWN0cm9uaWNzG1NlbmlvciBTb2Z0d2FyZSBFbmdpbmVlcg==?= X-Sender-Code: =?UTF-8?B?QzEwG0VIURtDMTBDRDAyQ0QwMjczOTI=?= CMS-TYPE: 201P X-HopCount: 7 X-CMS-RootMailID: 20170125115215eucas1p239b83cbdfead5b59e3cbbc6e3d3a4b22 X-RootMTR: 20170125115215eucas1p239b83cbdfead5b59e3cbbc6e3d3a4b22 References: <1485345118-3082-1-git-send-email-m.szyprowski@samsung.com> Sender: linux-samsung-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Add initial clock configuration for display subsystem for Exynos5433 based TM2/TM2e boards in device tree in order to avoid dependency on the configuration left by the bootloader. This initial configuration is also needed to ensure that display subsystem is operational if display power domain gets turned off before clock controller is probed and the inital clock configuration left by the bootloader saved. Signed-off-by: Marek Szyprowski Reviewed-by: Chanwoo Choi --- .../boot/dts/exynos/exynos5433-tm2-common.dtsi | 25 ++++++++++++++++++---- 1 file changed, 21 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi b/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi index 13a0950b57e2..1b9a8a92a40c 100644 --- a/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi @@ -218,15 +218,32 @@ }; &cmu_disp { - assigned-clocks = <&cmu_mif CLK_MOUT_SCLK_DECON_TV_ECLK_A>, + assigned-clocks = <&cmu_disp CLK_FOUT_DISP_PLL>, <&cmu_mif CLK_DIV_SCLK_DECON_TV_ECLK>, + <&cmu_disp CLK_MOUT_ACLK_DISP_333_USER>, + <&cmu_disp CLK_MOUT_SCLK_DSIM0_USER>, + <&cmu_disp CLK_MOUT_SCLK_DSIM0>, + <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK_USER>, + <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK>, + <&cmu_disp CLK_MOUT_PHYCLK_MIPIDPHY0_RXCLKESC0_USER>, + <&cmu_disp CLK_MOUT_PHYCLK_MIPIDPHY0_BITCLKDIV8_USER>, + <&cmu_disp CLK_MOUT_DISP_PLL>, + <&cmu_mif CLK_MOUT_SCLK_DECON_TV_ECLK_A>, <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>, <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK>; - assigned-clock-parents = <&cmu_mif CLK_MOUT_BUS_PLL_DIV2>, - <0>, + assigned-clock-parents = <0>, <0>, + <&cmu_mif CLK_ACLK_DISP_333>, + <&cmu_mif CLK_SCLK_DSIM0_DISP>, + <&cmu_disp CLK_MOUT_SCLK_DSIM0_USER>, + <&cmu_mif CLK_SCLK_DECON_ECLK_DISP>, + <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK_USER>, + <&cmu_disp CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY>, + <&cmu_disp CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8_PHY>, + <&cmu_disp CLK_FOUT_DISP_PLL>, + <&cmu_mif CLK_MOUT_BUS_PLL_DIV2>, <&cmu_mif CLK_SCLK_DECON_TV_ECLK_DISP>, <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>; - assigned-clock-rates = <0>, <400000000>; + assigned-clock-rates = <266000000>, <400000000>; }; &cmu_fsys {