From patchwork Fri Jun 9 10:38:30 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Sylwester Nawrocki/Kernel \\(PLT\\) /SRPOL/Staff Engineer/Samsung Electronics" X-Patchwork-Id: 9777991 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id AA8A6603B4 for ; Fri, 9 Jun 2017 10:38:58 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 9B46828437 for ; Fri, 9 Jun 2017 10:38:58 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 9026928606; Fri, 9 Jun 2017 10:38:58 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI autolearn=unavailable version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 3964828604 for ; Fri, 9 Jun 2017 10:38:58 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751584AbdFIKi5 (ORCPT ); Fri, 9 Jun 2017 06:38:57 -0400 Received: from mailout3.samsung.com ([203.254.224.33]:33798 "EHLO mailout3.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751541AbdFIKi4 (ORCPT ); Fri, 9 Jun 2017 06:38:56 -0400 Received: from epcas5p2.samsung.com (unknown [182.195.41.40]) by mailout3.samsung.com (KnoxPortal) with ESMTP id 20170609103854epoutp030f8e81d4d82df682e13bf3fa6cf33e7f~Gbd-2sR-w0754807548epoutp034; Fri, 9 Jun 2017 10:38:54 +0000 (GMT) Received: from epsmges5p5.samsung.com (unknown [182.195.42.89]) by epcas5p2.samsung.com (KnoxPortal) with ESMTP id 20170609103854epcas5p2c6cd872bfe6d5c41e5c5b7801b0f7041~Gbd-dr9gU0545605456epcas5p2l; Fri, 9 Jun 2017 10:38:54 +0000 (GMT) Received: from epcas5p2.samsung.com ( [182.195.41.40]) by epsmges5p5.samsung.com (EPCPMTA) with SMTP id 41.47.31172.EBA7A395; Fri, 9 Jun 2017 19:38:54 +0900 (KST) Received: from epsmgms2p2.samsung.com (unknown [182.195.42.80]) by epcas5p4.samsung.com (KnoxPortal) with ESMTP id 20170609103853epcas5p4bfc1845f3aef87c97812cad0090ee270~Gbd_qRTqB0172301723epcas5p4g; Fri, 9 Jun 2017 10:38:53 +0000 (GMT) X-AuditID: b6c32a59-f79bc6d0000079c4-e3-593a7abe69ff Received: from epmmp2 ( [203.254.227.17]) by epsmgms2p2.samsung.com (Symantec Messaging Gateway) with SMTP id 91.F1.02294.DBA7A395; Fri, 9 Jun 2017 19:38:53 +0900 (KST) Received: from AMDC3061.digital.local ([106.116.147.40]) by mmp2.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTPA id <0ORA004HJ0897X10@mmp2.samsung.com>; Fri, 09 Jun 2017 19:38:53 +0900 (KST) From: Sylwester Nawrocki To: linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org Cc: cw00.choi@samsung.com, krzk@kernel.org, b.zolnierkie@samsung.com, Sylwester Nawrocki Subject: [PATCH v2 2/3] clk: samsung: Add missing exynos5420 audio related clocks Date: Fri, 09 Jun 2017 12:38:30 +0200 Message-id: <1497004711-24052-2-git-send-email-s.nawrocki@samsung.com> X-Mailer: git-send-email 1.9.1 In-reply-to: <1497004711-24052-1-git-send-email-s.nawrocki@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrDIsWRmVeSWpSXmKPExsWy7bCmhu6+KqtIg+UTxS02zljPanH9y3NW i/PnN7BbfOy5x2ox4/w+JovDb9pZHdg8Nq3qZPPo27KK0ePzJrkA5igum5TUnMyy1CJ9uwSu jHdvvzAXfJau+HVsImMDY5NEFyMnh4SAicTM19fZIWwxiQv31rN1MXJxCAksZZR4uek1lPOZ UeLvsrksMB23ty9mhEisZZT43LSRHcL5xSgxvWEbK0gVm4ChRO/RPkYQW0TAQWLXsclMIDaz QLHEuvfTwGxhgWCJGRd2gtWzCKhK7N/wGGgDBwevgJvEonkyEMvkJE4emwxWwingLvF06myw xRICZ9gkZhz5yAZSLyEgK7HpADNEvYtEz9rzUIcKS7w6vgXqNSmJ7o5Z7BC9/YwSJ9Y0Qw2a wShxp30CE0SVtcTh4xdZIQ7lk+j9/YQJYgGvREebEESJh8T/Lf+hwo4SL59oQvw+i1Hi/J69 zBMYZRYwMqxiFEstKM5NTy02LTDVK07MLS7NS9dLzs/dxAiOU63IHYxXZgYdYhTgYFTi4U2I sIwUYk0sK67MPcQowcGsJMJbUGwVKcSbklhZlVqUH19UmpNafIhRmoNFSZxXY+W1CCGB9MSS 1OzU1ILUIpgsEwenVAMjs4mgy+UJsnuWlMxgYSw/+89iU+C8UKXck1sZ5OXtOyVmrxc4Nkvf XXNJlvzbBicvziVmyzg5lb95B7AZ1FycfMFbV2NHuaXy9sLZl+Kke7e4NDbPqpG6tyVf596a Ixw9X5ZIXBPYd0yg4sX98GMGYV77TZb9i6t8dbHW8RNz7DmG23f9w1yVWIozEg21mIuKEwGL 4aGwzwIAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFjrPLMWRmVeSWpSXmKPExsVy+t9jQd29VVaRBhseyFtsnLGe1eL6l+es FufPb2C3+Nhzj9Vixvl9TBaH37SzOrB5bFrVyebRt2UVo8fnTXIBzFFuNhmpiSmpRQqpecn5 KZl56bZKoSFuuhZKCnmJuam2ShG6viFBSgpliTmlQJ6RARpwcA5wD1bSt0twy3j39gtzwWfp il/HJjI2MDZJdDFyckgImEjc3r6YEcIWk7hwbz1bFyMXh5DAakaJL/2/WSGcX4wSr57+YQap YhMwlOg92gfWISLgILHr2GQmEJtZoFjibe9NVhBbWCBYYsaFnWA2i4CqxP4Nj1m6GDk4eAXc JBbNk4FYJidx8thksBJOAXeJp1Nng40UAiq53X6YbQIj7wJGhlWMXKkFxbnpucVGBUabGIGB ue2wVsAOxqZz0YcYBTgYlXh4JzRZRgqxJpYVV+YeYpTgYFYS4S0otooU4k1JrKxKLcqPLyrN SS0+xGgKdMlEZinR5Hxg1OSVxBuaWBqZGJiZGRoZGJspifNOCPwSISSQnliSmp2aWpBaBNPH xMEp1cCY4HC6c5K3vjxP65mEF5efdkx32eP8fqtHofMSGTvZq8dm3Z+9Yc7JkBzzH/HmL+IV pfb++B2z6+Kqw4WHRflXuIiaHRZL91w91WjF/OaZpskBp+cpbHSrC7le1iDTf1Y38s7PX6s0 F9Y6GgjtfcTk2R7L/3IBj8zRe5Xnje39sng9D2x48PyBEktxRqKhFnNRcSIAo9pRKGICAAA= X-MTR: 20000000000000000@CPGS X-CMS-MailID: 20170609103853epcas5p4bfc1845f3aef87c97812cad0090ee270 X-Msg-Generator: CA X-Sender-IP: 182.195.42.80 X-Local-Sender: =?UTF-8?B?U3lsd2VzdGVyIE5hd3JvY2tpG1NSUE9MLUtlcm5lbCAoVFAp?= =?UTF-8?B?G+yCvOyEseyghOyekBtTZW5pb3IgU29mdHdhcmUgRW5naW5lZXI=?= X-Global-Sender: =?UTF-8?B?U3lsd2VzdGVyIE5hd3JvY2tpG1NSUE9MLUtlcm5lbCAoVFAp?= =?UTF-8?B?G1NhbXN1bmcgRWxlY3Ryb25pY3MbU2VuaW9yIFNvZnR3YXJlIEVuZ2luZWVy?= X-Sender-Code: =?UTF-8?B?QzEwG0VIURtDMTBDRDAyQ0QwMjczOTI=?= CMS-TYPE: 105P X-CMS-RootMailID: 20170609103853epcas5p4bfc1845f3aef87c97812cad0090ee270 X-RootMTR: 20170609103853epcas5p4bfc1845f3aef87c97812cad0090ee270 References: <1497004711-24052-1-git-send-email-s.nawrocki@samsung.com> Sender: linux-samsung-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds missing definitions of mux clocks required for using EPLL as the audio subsystem root clock on exynos5420/exynos5422 SoCs. Reviewed-by: Krzysztof Kozlowski Reviewed-by: Chanwoo Choi Tested-by: Chanwoo Choi Signed-off-by: Sylwester Nawrocki --- Changes since v1: - none drivers/clk/samsung/clk-exynos5420.c | 10 +++++++--- include/dt-bindings/clock/exynos5420.h | 3 +++ 2 files changed, 10 insertions(+), 3 deletions(-) -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk-exynos5420.c index cdc092a..6f1d6c0 100644 --- a/drivers/clk/samsung/clk-exynos5420.c +++ b/drivers/clk/samsung/clk-exynos5420.c @@ -487,6 +487,7 @@ static void __init exynos5420_clk_sleep_init(void) {} PNAME(mout_group13_5800_p) = { "dout_osc_div", "mout_sw_aclkfl1_550_cam" }; PNAME(mout_group14_5800_p) = { "dout_aclk550_cam", "dout_sclk_sw" }; PNAME(mout_group15_5800_p) = { "dout_osc_div", "mout_sw_aclk550_cam" }; +PNAME(mout_group16_5800_p) = { "dout_osc_div", "mout_mau_epll_clk" }; /* fixed rate clocks generated outside the soc */ static struct samsung_fixed_rate_clock @@ -536,8 +537,8 @@ static void __init exynos5420_clk_sleep_init(void) {} MUX(CLK_MOUT_MX_MSPLL_CCORE, "mout_mx_mspll_ccore", mout_mx_mspll_ccore_p, SRC_TOP7, 16, 2), - MUX(0, "mout_mau_epll_clk", mout_mau_epll_clk_5800_p, SRC_TOP7, - 20, 2), + MUX(CLK_MOUT_MAU_EPLL, "mout_mau_epll_clk", mout_mau_epll_clk_5800_p, + SRC_TOP7, 20, 2), MUX(0, "sclk_bpll", mout_bpll_p, SRC_TOP7, 24, 1), MUX(0, "mout_epll2", mout_epll2_5800_p, SRC_TOP7, 28, 1), @@ -546,6 +547,8 @@ static void __init exynos5420_clk_sleep_init(void) {} MUX(0, "mout_aclk432_cam", mout_group6_5800_p, SRC_TOP8, 24, 2), MUX(0, "mout_aclk432_scaler", mout_group6_5800_p, SRC_TOP8, 28, 2), + MUX(CLK_MOUT_USER_MAU_EPLL, "mout_user_mau_epll", mout_group16_5800_p, + SRC_TOP9, 8, 1), MUX(0, "mout_user_aclk550_cam", mout_group15_5800_p, SRC_TOP9, 16, 1), MUX(0, "mout_user_aclkfl1_550_cam", mout_group13_5800_p, @@ -703,7 +706,7 @@ static void __init exynos5420_clk_sleep_init(void) {} MUX(0, "mout_sclk_spll", mout_spll_p, SRC_TOP6, 8, 1), MUX(0, "mout_sclk_ipll", mout_ipll_p, SRC_TOP6, 12, 1), MUX(0, "mout_sclk_rpll", mout_rpll_p, SRC_TOP6, 16, 1), - MUX(0, "mout_sclk_epll", mout_epll_p, SRC_TOP6, 20, 1), + MUX(CLK_MOUT_EPLL, "mout_sclk_epll", mout_epll_p, SRC_TOP6, 20, 1), MUX(0, "mout_sclk_dpll", mout_dpll_p, SRC_TOP6, 24, 1), MUX(0, "mout_sclk_cpll", mout_cpll_p, SRC_TOP6, 28, 1), @@ -1399,6 +1402,7 @@ static void __init exynos5x_clk_init(struct device_node *np, if (_get_rate("fin_pll") == 24 * MHZ) { exynos5x_plls[apll].rate_table = exynos5420_pll2550x_24mhz_tbl; + exynos5x_plls[epll].rate_table = exynos5420_pll2550x_24mhz_tbl; exynos5x_plls[kpll].rate_table = exynos5420_pll2550x_24mhz_tbl; exynos5x_plls[bpll].rate_table = exynos5420_pll2550x_24mhz_tbl; } diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h index 6fd21c2..2740ae0 100644 --- a/include/dt-bindings/clock/exynos5420.h +++ b/include/dt-bindings/clock/exynos5420.h @@ -217,6 +217,9 @@ #define CLK_MOUT_MCLK_CDREX 654 #define CLK_MOUT_BPLL 655 #define CLK_MOUT_MX_MSPLL_CCORE 656 +#define CLK_MOUT_EPLL 657 +#define CLK_MOUT_MAU_EPLL 658 +#define CLK_MOUT_USER_MAU_EPLL 659 /* divider clocks */ #define CLK_DOUT_PIXEL 768