From patchwork Tue Sep 8 04:43:42 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Magnus Damm X-Patchwork-Id: 7138351 X-Patchwork-Delegate: horms@verge.net.au Return-Path: X-Original-To: patchwork-linux-sh@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id BA7239F32B for ; Tue, 8 Sep 2015 04:39:29 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id CE37220893 for ; Tue, 8 Sep 2015 04:39:28 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id B519C20653 for ; Tue, 8 Sep 2015 04:39:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751165AbbIHEjW (ORCPT ); Tue, 8 Sep 2015 00:39:22 -0400 Received: from mail-pa0-f53.google.com ([209.85.220.53]:36633 "EHLO mail-pa0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751094AbbIHEjW (ORCPT ); Tue, 8 Sep 2015 00:39:22 -0400 Received: by padhk3 with SMTP id hk3so27865707pad.3 for ; Mon, 07 Sep 2015 21:39:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:date:message-id:subject; bh=vwZldGyffBU+UoNBLXt7OWL2a/pAZgwHBf+RxSmeMew=; b=z/mJKJHRLXdlNKFtwBovWA1Ktr42Aq2pN6RIfCos4N+v8R52OhGO2uBR16tVTfZfn5 3xPxyGQXm3yZ2CJriraXdFpbEdUo+hqi1cLa4kNsISe6U1xWwoV/WJZm2qsTkgKXovpc 4QfUc/DwBHzz4L4Sp6kFB6yLaz8KbI0iu4eUJIqd52qXsUdI6/BHjitBUJLw6lW1O8xO FO8+rpIAqu2E9jzT6Kpfef1SW3whrB2vQoc+Zhoj2R42nLD931dy7ndB/WRzqfXfwNNN WdhxDRCKLyREi6q1wkFwHBlmVj27B+woZUAZ+N9Nz5iDjxsVNRiYaz9cPyMW+x6I/HSw DGjw== X-Received: by 10.68.114.196 with SMTP id ji4mr53863959pbb.46.1441687161659; Mon, 07 Sep 2015 21:39:21 -0700 (PDT) Received: from [127.0.0.1] (s214090.ppp.asahi-net.or.jp. [220.157.214.90]) by smtp.gmail.com with ESMTPSA id e4sm1553104pdd.45.2015.09.07.21.39.17 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 07 Sep 2015 21:39:20 -0700 (PDT) From: Magnus Damm To: linux-sh@vger.kernel.org Cc: takeshi.kihara.df@renesas.com, kuninori.morimoto.gx@renesas.com, gaku.inami.xw@bp.renesas.com, yoshihiro.shimoda.uh@renesas.com, hisao.munakata.vt@renesas.com, toshiaki.komatsu.ud@renesas.com, yusuke.goda.sx@renesas.com, horms@verge.net.au, geert@linux-m68k.org, laurent.pinchart@ideasonboard.com, Magnus Damm , yoshiyuki.ito.ub@renesas.com Date: Tue, 08 Sep 2015 13:43:42 +0900 Message-Id: <20150908044342.21900.84407.sendpatchset@little-apple> Subject: [PATCH][RFC] arm64: renesas: r8a7795 dtsi: Update common divider clocks Sender: linux-sh-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-sh@vger.kernel.org X-Spam-Status: No, score=-6.8 required=5.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_HI, T_DKIM_INVALID, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=ham version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Magnus Damm Update the r8a7795 CPG DTS to include pll1_div2. In older r8a7795 CPG CCF driver implementations the output of PLL1 was divided by two. To support r8a7795 clocks like RPCSRC the PLL1 has now been converted to not divide by two in the V7 CPG series, so when that series is used we have to divide by two using a fixed divider outside the CPG. Signed-off-by: Magnus Damm Acked-by: Geert Uytterhoeven --- This fixes the PLL1 output in the V9 integration series: [PATCH v9 00/07][RFC] Renesas R-Car H3 (r8a7795) integration patches V9 With this patch V9 integration series below will work with V7 CPG: [PATCH v7 00/05] Renesas R-Car Gen3 CPG support V7 arch/arm64/boot/dts/renesas/r8a7795.dtsi | 27 ++++++++++++++++++--------- 1 file changed, 18 insertions(+), 9 deletions(-) -- To unsubscribe from this list: send the line "unsubscribe linux-sh" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html --- 0006/arch/arm64/boot/dts/renesas/r8a7795.dtsi +++ work/arch/arm64/boot/dts/renesas/r8a7795.dtsi 2015-09-08 13:35:42.752366518 +0900 @@ -70,17 +70,26 @@ #clock-cells = <1>; ranges; - zt_clk: zt { + /* Fixed factor clocks */ + pll1_div2_clk: pll1_div2 { compatible = "fixed-factor-clock"; clocks = <&cpg_clocks R8A7795_CLK_PLL1>; #clock-cells = <0>; + clock-div = <2>; + clock-mult = <1>; + }; + + zt_clk: zt { + compatible = "fixed-factor-clock"; + clocks = <&pll1_div2_clk>; + #clock-cells = <0>; clock-div = <4>; clock-mult = <1>; }; ztr_clk: ztr { compatible = "fixed-factor-clock"; - clocks = <&cpg_clocks R8A7795_CLK_PLL1>; + clocks = <&pll1_div2_clk>; #clock-cells = <0>; clock-div = <6>; clock-mult = <1>; @@ -88,7 +97,7 @@ ztrd2_clk: ztrd2 { compatible = "fixed-factor-clock"; - clocks = <&cpg_clocks R8A7795_CLK_PLL1>; + clocks = <&pll1_div2_clk>; #clock-cells = <0>; clock-div = <12>; clock-mult = <1>; @@ -96,7 +105,7 @@ zx_clk: zx { compatible = "fixed-factor-clock"; - clocks = <&cpg_clocks R8A7795_CLK_PLL1>; + clocks = <&pll1_div2_clk>; #clock-cells = <0>; clock-div = <2>; clock-mult = <1>; @@ -104,7 +113,7 @@ s0_clk: s0 { compatible = "fixed-factor-clock"; - clocks = <&cpg_clocks R8A7795_CLK_PLL1>; + clocks = <&pll1_div2_clk>; #clock-cells = <0>; clock-div = <2>; clock-mult = <1>; @@ -128,7 +137,7 @@ s1_clk: s1 { compatible = "fixed-factor-clock"; - clocks = <&cpg_clocks R8A7795_CLK_PLL1>; + clocks = <&pll1_div2_clk>; #clock-cells = <0>; clock-div = <3>; clock-mult = <1>; @@ -160,7 +169,7 @@ s2_clk: s2 { compatible = "fixed-factor-clock"; - clocks = <&cpg_clocks R8A7795_CLK_PLL1>; + clocks = <&pll1_div2_clk>; #clock-cells = <0>; clock-div = <4>; clock-mult = <1>; @@ -192,7 +201,7 @@ s3_clk: s3 { compatible = "fixed-factor-clock"; - clocks = <&cpg_clocks R8A7795_CLK_PLL1>; + clocks = <&pll1_div2_clk>; #clock-cells = <0>; clock-div = <6>; clock-mult = <1>; @@ -224,7 +233,7 @@ cl_clk: cl { compatible = "fixed-factor-clock"; - clocks = <&cpg_clocks R8A7795_CLK_PLL1>; + clocks = <&pll1_div2_clk>; #clock-cells = <0>; clock-div = <48>; clock-mult = <1>;