Message ID | 20250313110359.242491-2-quic_mmanikan@quicinc.com (mailing list archive) |
---|---|
State | New |
Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 432102661A6; Thu, 13 Mar 2025 11:04:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741863896; cv=none; b=tx/J93tpcsO9nRvLH+ti3KUbDH4xn8xQ4zv+JThd6KbKLIXn8z07Nnepf1cPLfmPOtJg0Qnpw6w2gB5WMu6vHI6tB0DQxQJn0kwwtE2IR3Sza80ZeC4+GkrQixXo2e8jUZWc6M/S6HhiP/iT8GDidUClo8IyY+yy9NlbURuJni8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741863896; c=relaxed/simple; bh=zUNrnWjt/ucqbFaiO1jCo8i1v6hqsrQtUZUSFz/fyjQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=sdxxBvMQGvQ3NADInnv+7JC5rzrygcXO0/vzW61m/9/kB08XwFuyil5k8zEmU0pcPa1tAqOkNIerA9fSr9I4DKpR2T0zmJz35WAw/TxwqBeYCB4C4UJnQXh6fYiF3RSrt8/I77JwN/quWbFhLdzBR7gooLKcRNJAUp0akznq0xM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=XJ4lTBeR; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="XJ4lTBeR" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52D92oCD018573; Thu, 13 Mar 2025 11:04:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rJC5Y1J545M7s4JWY4nLfITpYCnbwzsxZhfkYRnFCOM=; b=XJ4lTBeRYWX7d/JW yKHmt91APBvDw8pb+TV6Ejer1yLEG+n2f0ggTRFc4M8wWF64gawOehGnqYgPkzW3 cRhhdMJGMzQEoTjGjyoBUzMdcU7lSIX2zLWJDvf9t5qJPi07GqHYRtIiEp2XwtqS yqUp2LKiJixeZPQaQ36xRFaEuGbqnBEOx1pB5Ro4sdsF3YMJi6aJNyL8Ae3v3G3y u4loryQEhdZh2zOIj6lK7UjS6W3cMxpW9gP4OnR8Vdz0WgyiC0Px7Ea16hU9pjuW IMDZ3xV4H3V1LxjAfV6VYhB9cAjKGnr4khU2pt6tQ6J1yPzLioIzhB+mW3hrQljk ugix7g== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 45au2nwn47-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 13 Mar 2025 11:04:26 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 52DB4Pps012843 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 13 Mar 2025 11:04:25 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 13 Mar 2025 04:04:17 -0700 From: Manikanta Mylavarapu <quic_mmanikan@quicinc.com> To: <andersson@kernel.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>, <konradybcio@kernel.org>, <catalin.marinas@arm.com>, <will@kernel.org>, <p.zabel@pengutronix.de>, <richardcochran@gmail.com>, <geert+renesas@glider.be>, <lumag@kernel.org>, <heiko@sntech.de>, <biju.das.jz@bp.renesas.com>, <quic_tdas@quicinc.com>, <nfraprado@collabora.com>, <elinor.montmasson@savoirfairelinux.com>, <ross.burton@arm.com>, <javier.carrasco@wolfvision.net>, <ebiggers@google.com>, <quic_anusha@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <netdev@vger.kernel.org> CC: <quic_varada@quicinc.com>, <quic_srichara@quicinc.com> Subject: [PATCH v12 1/6] dt-bindings: clock: gcc-ipq9574: Add definition for GPLL0_OUT_AUX Date: Thu, 13 Mar 2025 16:33:54 +0530 Message-ID: <20250313110359.242491-2-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250313110359.242491-1-quic_mmanikan@quicinc.com> References: <20250313110359.242491-1-quic_mmanikan@quicinc.com> Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: <netdev.vger.kernel.org> List-Subscribe: <mailto:netdev+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:netdev+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 4ImIbWJab_CsPDjxb3LQNOoiYuw1783n X-Authority-Analysis: v=2.4 cv=Q4XS452a c=1 sm=1 tr=0 ts=67d2bbba cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=Vs1iUdzkB0EA:10 a=COk6AnOGAAAA:8 a=KKAkSRfTAAAA:8 a=IwLmq7QtXm7yytfiWV8A:9 a=TjNXssC_j7lpFel5tvFf:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: 4ImIbWJab_CsPDjxb3LQNOoiYuw1783n X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-13_05,2025-03-11_02,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxlogscore=999 adultscore=0 lowpriorityscore=0 mlxscore=0 clxscore=1011 phishscore=0 malwarescore=0 spamscore=0 impostorscore=0 bulkscore=0 suspectscore=0 priorityscore=1501 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2503130087 |
Series |
Add NSS clock controller support for IPQ9574
|
expand
|
Context | Check | Description |
---|---|---|
netdev/tree_selection | success | Not a local patch |
diff --git a/include/dt-bindings/clock/qcom,ipq9574-gcc.h b/include/dt-bindings/clock/qcom,ipq9574-gcc.h index f238aa4794a8..0e7c319897f3 100644 --- a/include/dt-bindings/clock/qcom,ipq9574-gcc.h +++ b/include/dt-bindings/clock/qcom,ipq9574-gcc.h @@ -202,4 +202,5 @@ #define GCC_PCIE1_PIPE_CLK 211 #define GCC_PCIE2_PIPE_CLK 212 #define GCC_PCIE3_PIPE_CLK 213 +#define GPLL0_OUT_AUX 214 #endif