Message ID | 20191022072246.9200-1-clg@kaod.org (mailing list archive) |
---|---|
Headers | show
Return-Path: <SRS0=cINr=YP=nongnu.org=qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@kernel.org> Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 1355B1515 for <patchwork-qemu-devel@patchwork.kernel.org>; Tue, 22 Oct 2019 07:27:33 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id E87CC2064B for <patchwork-qemu-devel@patchwork.kernel.org>; Tue, 22 Oct 2019 07:27:32 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org E87CC2064B Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=kaod.org Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Received: from localhost ([::1]:51038 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org>) id 1iMoZn-0004b5-Rw for patchwork-qemu-devel@patchwork.kernel.org; Tue, 22 Oct 2019 03:27:31 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:39305) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <clg@kaod.org>) id 1iMoVZ-0006U3-4x for qemu-devel@nongnu.org; Tue, 22 Oct 2019 03:23:10 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from <clg@kaod.org>) id 1iMoVW-0005gs-Ql for qemu-devel@nongnu.org; Tue, 22 Oct 2019 03:23:08 -0400 Received: from 1.mo68.mail-out.ovh.net ([46.105.41.146]:41663) by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32) (Exim 4.71) (envelope-from <clg@kaod.org>) id 1iMoVV-0005dS-D7 for qemu-devel@nongnu.org; Tue, 22 Oct 2019 03:23:06 -0400 Received: from player786.ha.ovh.net (unknown [10.109.146.211]) by mo68.mail-out.ovh.net (Postfix) with ESMTP id BF419147834 for <qemu-devel@nongnu.org>; Tue, 22 Oct 2019 09:23:02 +0200 (CEST) Received: from kaod.org (lfbn-1-2229-223.w90-76.abo.wanadoo.fr [90.76.50.223]) (Authenticated sender: clg@kaod.org) by player786.ha.ovh.net (Postfix) with ESMTPSA id 9FEE9B5189F0; Tue, 22 Oct 2019 07:22:57 +0000 (UTC) From: =?utf-8?q?C=C3=A9dric_Le_Goater?= <clg@kaod.org> To: David Gibson <david@gibson.dropbear.id.au> Subject: [PATCH v3 0/4] ppc: reset the interrupt presenter from the CPU reset handler Date: Tue, 22 Oct 2019 09:22:42 +0200 Message-Id: <20191022072246.9200-1-clg@kaod.org> X-Mailer: git-send-email 2.21.0 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 X-Ovh-Tracer-Id: 12562228212996869094 X-VR-SPAMSTATE: OK X-VR-SPAMSCORE: -100 X-VR-SPAMCAUSE: gggruggvucftvghtrhhoucdtuddrgedufedrkeeigdduudelucetufdoteggodetrfdotffvucfrrhhofhhilhgvmecuqfggjfdpvefjgfevmfevgfenuceurghilhhouhhtmecuhedttdenucesvcftvggtihhpihgvnhhtshculddquddttddm Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 46.105.41.146 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Cc: =?utf-8?q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>, qemu-ppc@nongnu.org, qemu-devel@nongnu.org, Greg Kurz <groug@kaod.org> Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org> |
Series |
ppc: reset the interrupt presenter from the CPU reset handler
|
expand
|