From patchwork Tue Mar 2 14:57:51 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 12111685 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.5 required=3.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CEC4EC433E0 for ; Tue, 2 Mar 2021 14:59:37 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5BED364F38 for ; Tue, 2 Mar 2021 14:59:37 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5BED364F38 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=amsat.org Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Received: from localhost ([::1]:36558 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lH6Uq-0006qC-CN for qemu-devel@archiver.kernel.org; Tue, 02 Mar 2021 09:59:36 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:42782) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lH6Tk-00059D-Ky; Tue, 02 Mar 2021 09:58:28 -0500 Received: from mail-ej1-x62e.google.com ([2a00:1450:4864:20::62e]:37579) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lH6Ti-00057S-D4; Tue, 02 Mar 2021 09:58:28 -0500 Received: by mail-ej1-x62e.google.com with SMTP id bm21so16954421ejb.4; Tue, 02 Mar 2021 06:58:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=X7BSvPakL4puIi0CoiqZyLCwJwNfOFS64YEG3c6fEa0=; b=plXVyHI7caz75vzYsoJ9jZDStp1Wud9Me/ydz371qOx8PEfPy13tRp7gEH+kVipbeI n+A35A06Z2Kovp1+Fu6E5O4kp6z5ARoDCH1xFO7Qcrx6FPR9SF1+OVHsKEPtT6HJASnr jvH4Om4MhxrCMbnUge8WWb/Z1ejhuHpUtP1MZAcqYd2AJS+Dpxv3y3n/BKQydp9ZQXt1 N1Rjcbuk/VU5rIaw+FBozPG6GZRhsUjQ6F56S3e0hXXWkyQ+hMk9y0xXnGXH5roXab/U Hs23c4hIncOaWLIAhVvsb5kB6mRZbp2DoJBeZAHboMbTLBSY9ni0odlUAoOk94Oxm58/ +urw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :mime-version:content-transfer-encoding; bh=X7BSvPakL4puIi0CoiqZyLCwJwNfOFS64YEG3c6fEa0=; b=PbUeK4OSHxSXy8lT4Qg9H0d9cZCUd5ezSysy6SaBNcTYt1v0nPhRhM6NlS6QekYqFo 4vZ9ONWtjc2J0W86UwlYf5diHJCK+DfNgcWef9PoCbaWNzlXfLfzTAD+FNdZxvI6ax0v SHYOA3dB4dRkXyTsj1i9x85T1zJMNb0iMsatmgaJNX8fzjFZEA0rSguj5ktkpMcB4VJB nA+emHq3eLmFgCHm97bjk/ZddYtpRi78dI6uKCijrbwxk0G5amdR+eLFsErkWiEbHKa8 ZcxDyuPKE8WtFS/jS+i6lHxJLdCGdPsmcPKUug0kgRr/M/P/RRM5w0SIuQwarKLgHf2B Cdrw== X-Gm-Message-State: AOAM531y0un9Z8OS9oKfGOH/hB2dYtkjP62TJHIajkyI1OCM4EXGzkf4 TB4O+wzN+b6ChQSmIYVNQlkGCOZSho8= X-Google-Smtp-Source: ABdhPJzc7ubKtC8GMptM7LM23zeMLtGm2caABUmtzRPLsK4gbQIaJ6ve8TTz6c/m6WxaPse5/2noQA== X-Received: by 2002:a17:907:7684:: with SMTP id jv4mr1748700ejc.231.1614697102704; Tue, 02 Mar 2021 06:58:22 -0800 (PST) Received: from x1w.redhat.com (68.red-83-57-175.dynamicip.rima-tde.net. [83.57.175.68]) by smtp.gmail.com with ESMTPSA id y11sm18000261ejd.72.2021.03.02.06.58.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Mar 2021 06:58:22 -0800 (PST) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Subject: [PATCH v3 00/27] cpu: Introduce SysemuCPUOps structure, remove watchpoints from usermode Date: Tue, 2 Mar 2021 15:57:51 +0100 Message-Id: <20210302145818.1161461-1-f4bug@amsat.org> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::62e; envelope-from=philippe.mathieu.daude@gmail.com; helo=mail-ej1-x62e.google.com X-Spam_score_int: -14 X-Spam_score: -1.5 X-Spam_bar: - X-Spam_report: (-1.5 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FORGED_FROMDOMAIN=0.25, FREEMAIL_FROM=0.001, HEADER_FROM_DIFFERENT_DOMAINS=0.25, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Peter Maydell , Sarah Harris , Chris Wulff , Sagar Karandikar , David Hildenbrand , Anthony Green , Mark Cave-Ayland , Aleksandar Rikalo , =?utf-8?q?Philippe_Mathie?= =?utf-8?q?u-Daud=C3=A9?= , Max Filippov , Taylor Simpson , Alistair Francis , "Edgar E. Iglesias" , Guan Xuetao , Marek Vasut , Yoshinori Sato , "Michael S. Tsirkin" , Claudio Fontana , Palmer Dabbelt , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , Artyom Tarasenko , Thomas Huth , Eduardo Habkost , Richard Henderson , Greg Kurz , qemu-s390x@nongnu.org, qemu-arm@nongnu.org, Michael Rolnik , Stafford Horne , =?utf-8?q?Alex_Benn=C3=A9e?= , David Gibson , qemu-riscv@nongnu.org, Bastian Koppelmann , Cornelia Huck , Laurent Vivier , Michael Walle , qemu-ppc@nongnu.org, Paolo Bonzini , Aurelien Jarno Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" Hi, This series is inspired on Claudio TCG work. Instead of separate TCG from other accelerators, here we separate sysemu operations (system VS user). Patches 1-6 are generic cleanups. Patches 7-15 move from CPUClass to SysemuCPUOps Patch 16 restricts SysemuCPUOps to sysemu Patches 17-25 remove watchpoint code from user emulation Patches 26-27 remove USER_ONLY #ifdef'ry from "cpu.h" Since v2: - fixed lm32/unicore32 - remove USER_ONLY ifdef'ry from "cpu.h" (Claudio) Since v1: - Name 'sysemu' (Claudio) - change each field progressively (Richard) $ git backport-diff -u v2 Key: [----] : patches are identical [####] : number of functional differences between upstream/downstream patch [down] : patch is downstream-only The flags [FC] indicate (F)unctional and (C)ontextual differences, respective= ly 001/27:[----] [--] 'target: Set CPUClass::vmsd instead of DeviceClass::vmsd' 002/27:[----] [--] 'cpu: Un-inline cpu_get_phys_page_debug and cpu_asidx_from= _attrs' 003/27:[----] [--] 'cpu: Introduce cpu_virtio_is_big_endian()' 004/27:[----] [--] 'cpu: Directly use cpu_write_elf*() fallback handlers in p= lace' 005/27:[----] [--] 'cpu: Directly use get_paging_enabled() fallback handlers = in place' 006/27:[----] [--] 'cpu: Directly use get_memory_mapping() fallback handlers = in place' 007/27:[----] [--] 'cpu: Introduce SysemuCPUOps structure' 008/27:[----] [--] 'cpu: Move CPUClass::vmsd to SysemuCPUOps' 009/27:[----] [--] 'cpu: Move CPUClass::virtio_is_big_endian to SysemuCPUOps' 010/27:[----] [--] 'cpu: Move CPUClass::get_crash_info to SysemuCPUOps' 011/27:[----] [--] 'cpu: Move CPUClass::write_elf* to SysemuCPUOps' 012/27:[----] [--] 'cpu: Move CPUClass::asidx_from_attrs to SysemuCPUOps' 013/27:[----] [--] 'cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOps' 014/27:[----] [--] 'cpu: Move CPUClass::get_memory_mapping to SysemuCPUOps' 015/27:[----] [--] 'cpu: Move CPUClass::get_paging_enabled to SysemuCPUOps' 016/27:[0084] [FC] 'cpu: Restrict "hw/core/sysemu-cpu-ops.h" to target/cpu.c' 017/27:[down] 'linux-user: Remove dead code' 018/27:[down] 'gdbstub: Remove watchpoint dead code in gdbserver_fork()' 019/27:[down] 'target/arm/internals: Fix code style for checkpatch.pl' 020/27:[down] 'target/arm: Move code blocks around' 021/27:[down] 'target/arm: Refactor some function bodies' 022/27:[down] 'target/arm: Restrict watchpoint code to system emulation' 023/27:[down] 'target/i386: Restrict watchpoint code to system emulation' 024/27:[down] 'accel/tcg/cpu-exec: Restrict watchpoint code to system emulati= on' 025/27:[down] 'cpu: Remove watchpoint stubs for user emulation' 026/27:[down] 'cpu: Fix code style for checkpatch.pl' 027/27:[down] 'cpu: Move sysemu specific declarations to 'sysemu-cpu-ops.h'' Regards, Phil. Supersedes: <20210301215110.772346-1-f4bug@amsat.org> Philippe Mathieu-Daud=C3=A9 (27): target: Set CPUClass::vmsd instead of DeviceClass::vmsd cpu: Un-inline cpu_get_phys_page_debug and cpu_asidx_from_attrs cpu: Introduce cpu_virtio_is_big_endian() cpu: Directly use cpu_write_elf*() fallback handlers in place cpu: Directly use get_paging_enabled() fallback handlers in place cpu: Directly use get_memory_mapping() fallback handlers in place cpu: Introduce SysemuCPUOps structure cpu: Move CPUClass::vmsd to SysemuCPUOps cpu: Move CPUClass::virtio_is_big_endian to SysemuCPUOps cpu: Move CPUClass::get_crash_info to SysemuCPUOps cpu: Move CPUClass::write_elf* to SysemuCPUOps cpu: Move CPUClass::asidx_from_attrs to SysemuCPUOps cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOps cpu: Move CPUClass::get_memory_mapping to SysemuCPUOps cpu: Move CPUClass::get_paging_enabled to SysemuCPUOps cpu: Restrict "hw/core/sysemu-cpu-ops.h" to target/cpu.c linux-user: Remove dead code gdbstub: Remove watchpoint dead code in gdbserver_fork() target/arm/internals: Fix code style for checkpatch.pl target/arm: Move code blocks around target/arm: Refactor some function bodies target/arm: Restrict watchpoint code to system emulation target/i386: Restrict watchpoint code to system emulation accel/tcg/cpu-exec: Restrict watchpoint code to system emulation cpu: Remove watchpoint stubs for user emulation cpu: Fix code style for checkpatch.pl cpu: Move sysemu specific declarations to 'sysemu-cpu-ops.h' include/hw/core/cpu.h | 258 +------------------------------ include/hw/core/sysemu-cpu-ops.h | 244 +++++++++++++++++++++++++++++ target/alpha/cpu.h | 3 + target/arm/cpu.h | 3 + target/arm/internals.h | 34 ++-- target/avr/cpu.h | 1 + target/cris/cpu.h | 3 + target/hexagon/cpu.h | 3 + target/hppa/cpu.h | 3 + target/i386/cpu.h | 3 + target/lm32/cpu.h | 3 + target/m68k/cpu.h | 3 + target/microblaze/cpu.h | 1 + target/mips/cpu.h | 3 + target/moxie/cpu.h | 3 + target/nios2/cpu.h | 1 + target/openrisc/cpu.h | 3 + target/ppc/cpu.h | 3 + target/riscv/cpu.h | 3 + target/rx/cpu.h | 1 + target/s390x/cpu.h | 3 + target/sh4/cpu.h | 3 + target/sparc/cpu.h | 3 + target/tilegx/cpu.h | 3 + target/tricore/cpu.h | 3 + target/unicore32/cpu.h | 3 + target/xtensa/cpu.h | 3 + accel/tcg/cpu-exec.c | 5 +- cpu.c | 19 ++- gdbstub.c | 2 +- hw/core/cpu.c | 113 ++++++++------ hw/virtio/virtio.c | 4 +- linux-user/main.c | 5 - softmmu/physmem.c | 1 + target/alpha/cpu.c | 10 +- target/arm/cpu.c | 22 ++- target/arm/debug_helper.c | 102 ++++++------ target/arm/helper.c | 9 +- target/avr/cpu.c | 8 +- target/cris/cpu.c | 10 +- target/hppa/cpu.c | 10 +- target/i386/cpu.c | 31 ++-- target/lm32/cpu.c | 10 +- target/m68k/cpu.c | 10 +- target/microblaze/cpu.c | 10 +- target/mips/cpu.c | 10 +- target/moxie/cpu.c | 10 +- target/nios2/cpu.c | 15 +- target/openrisc/cpu.c | 10 +- target/riscv/cpu.c | 12 +- target/rx/cpu.c | 16 +- target/s390x/cpu.c | 14 +- target/sh4/cpu.c | 10 +- target/sparc/cpu.c | 10 +- target/tricore/cpu.c | 13 +- target/unicore32/cpu.c | 8 +- target/xtensa/cpu.c | 10 +- target/ppc/translate_init.c.inc | 20 +-- 58 files changed, 686 insertions(+), 453 deletions(-) create mode 100644 include/hw/core/sysemu-cpu-ops.h --=20 2.26.2