mbox series

[0/3] target/riscv: A few bug fixes and Coverity fix

Message ID 20240108001328.280222-1-alistair.francis@wdc.com (mailing list archive)
Headers show
Series target/riscv: A few bug fixes and Coverity fix | expand

Message

Alistair Francis Jan. 8, 2024, 12:13 a.m. UTC 
A few bug fixes for some Gitlab issues and a Coverity fix

Alistair Francis (3):
  target/riscv: Assert that the CSR numbers will be correct
  target/riscv: Don't adjust vscause for exceptions
  target/riscv: Ensure mideleg is set correctly on reset

 target/riscv/cpu.c        | 8 ++++++++
 target/riscv/cpu_helper.c | 4 ++--
 target/riscv/csr.c        | 5 ++++-
 3 files changed, 14 insertions(+), 3 deletions(-)

Comments

Alistair Francis Jan. 9, 2024, 12:38 a.m. UTC | #1 
On Mon, Jan 8, 2024 at 10:13 AM Alistair Francis <alistair23@gmail.com> wrote:
>
> A few bug fixes for some Gitlab issues and a Coverity fix
>
> Alistair Francis (3):
>   target/riscv: Assert that the CSR numbers will be correct
>   target/riscv: Don't adjust vscause for exceptions
>   target/riscv: Ensure mideleg is set correctly on reset

Thanks!

Applied to riscv-to-apply.next

Alistair

>
>  target/riscv/cpu.c        | 8 ++++++++
>  target/riscv/cpu_helper.c | 4 ++--
>  target/riscv/csr.c        | 5 ++++-
>  3 files changed, 14 insertions(+), 3 deletions(-)
>
> --
> 2.43.0
>