Message ID | 20240426073553.326946-1-xiongyining1480@phytium.com.cn (mailing list archive) |
---|---|
Headers | show
Return-Path: <qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org> X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 49126C4345F for <qemu-devel@archiver.kernel.org>; Fri, 26 Apr 2024 07:36:58 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <qemu-devel-bounces@nongnu.org>) id 1s0G8B-0001IC-Dy; Fri, 26 Apr 2024 03:36:28 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from <xiongyining1480@phytium.com.cn>) id 1s0G85-0001GZ-Uq; Fri, 26 Apr 2024 03:36:22 -0400 Received: from zg8tmja5ljk3lje4ms43mwaa.icoremail.net ([209.97.181.73]) by eggs.gnu.org with esmtp (Exim 4.90_1) (envelope-from <xiongyining1480@phytium.com.cn>) id 1s0G83-0002TP-Nq; Fri, 26 Apr 2024 03:36:21 -0400 Received: from prodtpl.icoremail.net (unknown [10.12.1.20]) by hzbj-icmmx-7 (Coremail) with SMTP id AQAAfwC3vRFtWStmIcEAAA--.471S2; Fri, 26 Apr 2024 15:36:13 +0800 (CST) Received: from phytium.com.cn (unknown [218.76.62.144]) by mail (Coremail) with SMTP id AQAAfwAH2EtlWStmgmcAAA--.464S3; Fri, 26 Apr 2024 15:36:05 +0800 (CST) From: Xiong Yining <xiongyining1480@phytium.com.cn> To: qemu-arm@nongnu.org, qemu-devel@nongnu.org Cc: rad@semihalf.com, peter.maydell@linaro.org, quic_llindhol@quicinc.com, marcin.juszkiewicz@linaro.org, Xiong Yining <xiongyining1480@phytium.com.cn> Subject: [PATCH v4 0/1] ARM Sbsa-ref: Enable CPU cluster topology Date: Fri, 26 Apr 2024 07:35:52 +0000 Message-Id: <20240426073553.326946-1-xiongyining1480@phytium.com.cn> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CM-TRANSID: AQAAfwAH2EtlWStmgmcAAA--.464S3 X-CM-SenderInfo: x0lr0wp1lqx0bjrumio6sk53xlxphulrpou0/1tbiAQAGBmYpXuMFaAAIsW Authentication-Results: hzbj-icmmx-7; spf=neutral smtp.mail=xiongyinin g1480@phytium.com.cn; X-Coremail-Antispam: 1Uk129KBjvdXoW7Wr4kAr45ZF1rZFWUWryxuFg_yoWftrc_Ar 1kZa9YgrsrAF1vkay0yF1fJry0krWjgr15GFn2kF45t34Fkr4UJFsrK3s3Aw1rWr1UWw1x Aa1UArWfC34aqjkaLaAFLSUrUUUUbb8apTn2vfkv8UJUUUU8wcxFpf9Il3svdxBIdaVrnU Uv73VFW2AGmfu7jjvjm3AaLaJ3UjIYCTnIWjDUYxBIdaVFxhVjvjDU0xZFpf9x0zRUUUUU UUUU= Received-SPF: pass client-ip=209.97.181.73; envelope-from=xiongyining1480@phytium.com.cn; helo=zg8tmja5ljk3lje4ms43mwaa.icoremail.net X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org |
Series |
ARM Sbsa-ref: Enable CPU cluster topology
|
expand
|
Enable CPU cluster support on SbsaQemu platform, so that users can specify a 4-level CPU hierarchy sockets/clusters/cores/threads. And this topology can be passed to the firmware through DT cpu-map. Signed-off-by: Xiong Yining <xiongyining1480@phytium.com.cn> --- Changes in v4: - align the machine-version-minor to 4 Changes in v3: - squash the two patches together into one - add the DTB information in docs/system/arm/sbsa.rst - Link to v2: https://lists.gnu.org/archive/html/qemu-devel/2024-03/msg02951.html Changes in v2: - put this code before sbsa_fdt_add_gic_node(). - Link to v1: https://lists.gnu.org/archive/html/qemu-devel/2023-12/msg03390.html xiongyining1480 (1): hw/arm/sbsa-ref: Enable CPU cluster on ARM sbsa machine docs/system/arm/sbsa.rst | 4 ++++ hw/arm/sbsa-ref.c | 37 ++++++++++++++++++++++++++++++++++++- 2 files changed, 40 insertions(+), 1 deletion(-)