Show patches with: Submitter = Matheus K. Ferst       |    State = Action Required       |   581 patches
« 1 2 ... 3 4 5 6 »
Patch Series A/R/T S/W/F Date Submitter Delegate State
[v3,14/25] target/ppc: added the instructions LXVP and STXVP PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,13/25] target/ppc: moved stxvx and lxvx from legacy to decodtree PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,12/25] target/ppc: moved stxv and lxv from legacy to decodtree PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,11/25] target/ppc: receive high/low as argument in get/set_cpu_vsr PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,10/25] target/ppc: Introduce REQUIRE_VSX macro PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,09/25] target/ppc: Implement Vector Extract Double to VSR using GPR index insns PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,08/25] target/ppc: Move vinsertb/vinserth/vinsertw/vinsertd to decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,07/25] target/ppc: Implement Vector Insert from VSR using GPR index insns PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,06/25] target/ppc: Implement Vector Insert Word from GPR using Immediate insns PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,05/25] target/ppc: Implement Vector Insert from GPR using GPR index insns PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,04/25] target/ppc: Implement vsldbi/vsrdbi instructions PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,03/25] target/ppc: Implement vpdepd/vpextd instruction PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,02/25] target/ppc: Implement vclzdm/vctzdm instructions PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v3,01/25] target/ppc: Move vcfuged to vmx-impl.c.inc PowerISA v3.1 instruction batch - 1 - --- 2021-11-04 Matheus K. Ferst New
[v2,34/34] target/ppc: Implement lxvkq instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,33/34] target/ppc: Implement xxblendvb/xxblendvh/xxblendvw/xxblendvd instructions PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,32/34] target/ppc: implemented XXSPLTIDP instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,31/34] target/ppc: Implemented XXSPLTIW using decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,30/34] target/ppc: implemented XXSPLTI32DX PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,29/34] target/ppc: moved XXSPLTIB to using decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,28/34] target/ppc: moved XXSPLTW to using decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,27/34] target/ppc: added the instructions PLXVP and PSTXVP PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,26/34] target/ppc: added the instructions PLXV and PSTXV PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,25/34] target/ppc: added the instructions LXVPX and STXVPX PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,24/34] target/ppc: added the instructions LXVP and STXVP PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,23/34] target/ppc: moved stxvx and lxvx from legacy to decodtree PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,22/34] target/ppc: moved stxv and lxv from legacy to decodtree PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,21/34] target/ppc: receive high/low as argument in get/set_cpu_vsr PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,20/34] target/ppc: Introduce REQUIRE_VSX macro PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,19/34] target/ppc: Implement Vector Extract Double to VSR using GPR index insns PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,18/34] target/ppc: Move vinsertb/vinserth/vinsertw/vinsertd to decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,17/34] target/ppc: Implement Vector Insert from VSR using GPR index insns PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,16/34] target/ppc: Implement Vector Insert Word from GPR using Immediate insns PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,15/34] target/ppc: Implement Vector Insert from GPR using GPR index insns PowerISA v3.1 instruction batch - - - --- 2021-10-29 Matheus K. Ferst New
[v2,14/34] target/ppc: Implement vsldbi/vsrdbi instructions PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,13/34] target/ppc: Implement vpdepd/vpextd instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,12/34] target/ppc: Implement vclzdm/vctzdm instructions PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,11/34] target/ppc: Move vcfuged to vmx-impl.c.inc PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,10/34] target/ppc: Implement pextd instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,09/34] target/ppc: Implement pdepd instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,08/34] target/ppc: Implement cnttzdm PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,07/34] target/ppc: Implement cntlzdm PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,06/34] target/ppc: Implement PLQ and PSTQ PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,05/34] target/ppc: Move LQ and STQ to decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,04/34] target/ppc: Implement PLFS, PLFD, PSTFS and PSTFD instructions PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,03/34] target/ppc: Move load and store floating point instructions to decodetree PowerISA v3.1 instruction batch - 1 1 --- 2021-10-29 Matheus K. Ferst New
[v2,02/34] target/ppc: move resolve_PLS_D to translate.c PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[v2,01/34] target/ppc: introduce do_ea_calc PowerISA v3.1 instruction batch - 1 - --- 2021-10-29 Matheus K. Ferst New
[33/33] target/ppc: Implement lxvkq instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[32/33] target/ppc: Implement xxblendvb/xxblendvh/xxblendvw/xxblendvd instructions PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[31/33] target/ppc: implemented XXSPLTIDP instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[30/33] target/ppc: Implemented XXSPLTIW using decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[29/33] target/ppc: implemented XXSPLTI32DX PowerISA v3.1 instruction batch - - - --- 2021-10-21 Matheus K. Ferst New
[28/33] target/ppc: moved XXSPLTIB to using decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[27/33] target/ppc: moved XXSPLTW to using decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[26/33] target/ppc: added the instructions PLXVP and PSTXVP PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[25/33] target/ppc: added the instructions PLXV and PSTXV PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[24/33] target/ppc: added the instructions LXVPX and STXVPX PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[23/33] target/ppc: added the instructions LXVP and STXVP PowerISA v3.1 instruction batch - - - --- 2021-10-21 Matheus K. Ferst New
[22/33] target/ppc: moved stxvx and lxvx from legacy to decodtree PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[21/33] target/ppc: moved stxv and lxv from legacy to decodtree PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[20/33] target/ppc: Introduce REQUIRE_VSX macro PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[19/33] target/ppc: Implement Vector Extract Double to VSR using GPR index insns PowerISA v3.1 instruction batch - - - --- 2021-10-21 Matheus K. Ferst New
[18/33] target/ppc: Move vinsertb/vinserth/vinsertw/vinsertd to decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[17/33] target/ppc: Implement Vector Insert from VSR using GPR index insns PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[16/33] target/ppc: Implement Vector Insert Word from GPR using Immediate insns PowerISA v3.1 instruction batch - - - --- 2021-10-21 Matheus K. Ferst New
[15/33] target/ppc: Implement Vector Insert from GPR using GPR index insns PowerISA v3.1 instruction batch - - - --- 2021-10-21 Matheus K. Ferst New
[14/33] target/ppc: Implement vsldbi/vsrdbi instructions PowerISA v3.1 instruction batch - - - --- 2021-10-21 Matheus K. Ferst New
[13/33] target/ppc: Implement vpdepd/vpextd instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[12/33] target/ppc: Implement vclzdm/vctzdm instructions PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[11/33] target/ppc: Move vcfuged to vmx-impl.c.inc PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[10/33] target/ppc: Implement pextd instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[09/33] target/ppc: Implement pdepd instruction PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[08/33] target/ppc: Implement cnttzdm PowerISA v3.1 instruction batch - - - --- 2021-10-21 Matheus K. Ferst New
[07/33] target/ppc: Implement cntlzdm PowerISA v3.1 instruction batch - - - --- 2021-10-21 Matheus K. Ferst New
[06/33] target/ppc: Implement PLQ and PSTQ PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[05/33] target/ppc: Move LQ and STQ to decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[04/33] target/ppc: Implement PLFS, PLFD, PSTFS and PSTFD instructions PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[03/33] target/ppc: Move load and store floating point instructions to decodetree PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[02/33] target/ppc: move resolve_PLS_D to translate.c PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
[01/33] target/ppc: introduce do_ea_calc PowerISA v3.1 instruction batch - 1 - --- 2021-10-21 Matheus K. Ferst New
target/ppc: Filter mtmsr[d] input before setting MSR target/ppc: Filter mtmsr[d] input before setting MSR - - - --- 2021-10-15 Matheus K. Ferst New
[4/4] target/ppc: Fix XER access in monitor Fix incorrect accesses to XER - 1 - --- 2021-10-14 Matheus K. Ferst New
[3/4] linux-user: Fix XER access in ppc version of elf_core_copy_regs Fix incorrect accesses to XER - 1 - --- 2021-10-14 Matheus K. Ferst New
[2/4] target/ppc: Fix XER access in gdbstub Fix incorrect accesses to XER - 1 - --- 2021-10-14 Matheus K. Ferst New
[1/4] linux-user/ppc: Fix XER access in save/restore_user_regs Fix incorrect accesses to XER - 1 - --- 2021-10-14 Matheus K. Ferst New
[v2,2/2] target/ppc: Check privilege level based on PSR and LPCR[HR] in tlbie[l] Require hypervisor privilege for tlbie[l] when PSR=0 and HR=1. - - - --- 2021-09-17 Matheus K. Ferst New
[v2,1/2] target/ppc: add LPCR[HR] to DisasContext and hflags Require hypervisor privilege for tlbie[l] when PSR=0 and HR=1. - 1 - --- 2021-09-17 Matheus K. Ferst New
[2/2] target/ppc: Check privilege level based on PSR and LPCR[HR] in tlbie[l] Require hypervisor privilege for tlbie[l] when PSR=0 and HR=1. - - - --- 2021-09-09 Matheus K. Ferst New
[1/2] target/ppc: add LPCR[HR] to DisasContext and hflags Require hypervisor privilege for tlbie[l] when PSR=0 and HR=1. - 1 - --- 2021-09-09 Matheus K. Ferst New
[v3,2/2] target/ppc: fix vector registers access in gdbstub for little-endian target/ppc: Fix vector registers access in gdbstub for little-endian - 2 - --- 2021-08-26 Matheus K. Ferst New
[v3,1/2] include/qemu/int128.h: introduce bswap128s target/ppc: Fix vector registers access in gdbstub for little-endian - 2 - --- 2021-08-26 Matheus K. Ferst New
[v2,2/2] target/ppc: fix vextu[bhw][lr]x helpers target/ppc: Fix vextu[bhw][lr]x on big endian hosts - 2 - --- 2021-08-26 Matheus K. Ferst New
[v2,1/2] include/qemu/int128.h: define struct Int128 according to the host endianness target/ppc: Fix vextu[bhw][lr]x on big endian hosts - 2 - --- 2021-08-26 Matheus K. Ferst New
[2/2] target/ppc: fix vextu[bhw][lr]x helpers target/ppc: Fix vextu[bhw][lr]x on big endian hosts - 1 - --- 2021-08-24 Matheus K. Ferst New
[1/2] include/qemu/int128.h: define struct Int128 according to the host endianness target/ppc: Fix vextu[bhw][lr]x on big endian hosts - 1 - --- 2021-08-24 Matheus K. Ferst New
[for-6.2,v2,2/2] target/ppc: fix vector registers access in gdbstub for little-endian target/ppc: Fix vector registers access in gdbstub for little-endian - 1 - --- 2021-08-18 Matheus K. Ferst New
[for-6.2,v2,1/2] include/qemu/int128.h: introduce bswap128s target/ppc: Fix vector registers access in gdbstub for little-endian - 2 - --- 2021-08-18 Matheus K. Ferst New
[for-6.2,2/2] target/ppc: Don't swap 64-bit elements of AVR in gdbstub for user mode target/ppc: Fix vector registers access in gdbstub for little-endian - - - --- 2021-08-16 Matheus K. Ferst New
[for-6.2,1/2] include/qemu/int128.h: introduce bswap128s target/ppc: Fix vector registers access in gdbstub for little-endian - - - --- 2021-08-16 Matheus K. Ferst New
« 1 2 ... 3 4 5 6 »