Toggle navigation
Patchwork
QEMU patches
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Frank Chang
| State =
Action Required
| 1100 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Mainlined
Queued
Needs ACK
Handled Elsewhere
In Next
Search
Archived
No
Yes
Both
Delegate
------
Nobody
holtmann
holtmann
holtmann
agk
mchehab
mchehab
gregkh
gregkh
mtosatti
lethal
lethal
avi
cvaroqui
jbrassow
mikulas
dtor
bmarzins
tmlind
jmberg
jmberg
mcgrof
mcgrof
mcgrof
lenb
lenb
kyle
felipebalbi
varenet
helge
helge
khilman
khilman
khilman
khilman
jwoithe
mlin
Zhang Rui
Zhang Rui
iksaif
cjackiewicz
hmh
jbarnes
jbarnes
jbarnes
willy
snitzer
iwamatsu
dougsland
mjg59
rafael
rafael
rafael
ericvh@gmail.com
ykzhao
venkip
sandeen
pwsan
lucho@ionkov.net
rminnich
anholt
aystarik
roland
shefty
mason
glikely
krh
djbw
djbw
djbw
cmarinas
doyu
jrn
sage
tomba
mmarek
cjb
trondmy
jikos
bcousson
jic23
olof
olof
olof
nsekhar
weiny2
horms
horms
bwidawsk
bwidawsk
shemminger
eulfhan
josef
josef
josef
dianders
jpan9
hal
kdave
bleung
evalenti
jlbec
wsa
bhelgaas
vkoul
vkoul
szlin
davejiang
markgross
tagr
tiwai
vireshk
mmind
dledford
geert
geert
herbert
herbert
kvalo
kvalo
kvalo
bentiss
arend
rzwisler
stellarhopper
stellarhopper
jejb
matthias_bgg
dvhart
axboe
axboe
pcmoore
pcmoore
pcmoore
mkp
mkp
stefan_schmidt
leon
lucvoo
jsakkine
jsakkine
jsakkine
bamse
bamse
demarchi
krzk
groeck
groeck
sboyd
sboyd
mturquette
mturquette
0andriy
carlocaione
luca
dgc
kbingham
derosier
narmstrong
narmstrong
atull
tytso
tytso
djwong
bvanassche
omos
jpirko
jpirko
GustavoARSilva
pkshih
patersonc
brauner
shuahkh
shuahkh
shuahkh
palmer
palmer
jgg
Kishon
idosch
labbott
jsimmons
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
lfadmin
broonie
broonie
broonie
mricon
mricon
mricon
kees
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
arnd
linusw
perfinion
bbrezillon
bachradsusi
rostedt
rostedt
kholk
nbd
ebiggers
ebiggers
pavelm
sds
m0reeze
ganis
jwcart2
matttbe
andmur01
lorpie01
chanwoochoi
dlezcano
jhedberg
vudentz
robertfoss
bgix
tedd_an
tsbogend
wens
wcrobert
robher
kstewart
kwilczynski
hansg
bpf
netdev
dsa
ethtool
netdrv
martineau
abelloni
trix
pabeni
mani_sadhasivam
mlimonci
liusong6
mjp
tohojo
pmalani
prestwoj
prestwoj
dhowells
tzungbi
conchuod
paulmck
jes
mtkaczyk
colyli
cem
pateldipen1984
iweiny
iweiny
bjorn
mhiramat
JanKiszka
jaegeuk
mraynal
aring
konradybcio
ij
Hailan
jstitt007
denkenz
denkenz
mkorenbl
jjohnson
frank_li
geliang
mdraidci
mdraidci
peluse
joelgranados
Apply
«
1
2
3
4
…
10
11
»
Patch
Series
A/R/T
S/W/F
Date
Submitter
Delegate
State
[v9,6/6] target/riscv: Add Zicfilp support for Smrnmi
Add Smrnmi support
- - -
-
-
-
2024-11-22
Frank Chang
New
[v9,5/6] target/riscv: Add Smrnmi cpu extension
Add Smrnmi support
- - -
-
-
-
2024-11-22
Frank Chang
New
[v9,4/6] target/riscv: Add Smrnmi mnret instruction
Add Smrnmi support
- - -
-
-
-
2024-11-22
Frank Chang
New
[v9,3/6] target/riscv: Handle Smrnmi interrupt and exception
Add Smrnmi support
- - -
-
-
-
2024-11-22
Frank Chang
New
[v9,2/6] target/riscv: Add Smrnmi CSRs
Add Smrnmi support
- 1 -
-
-
-
2024-11-22
Frank Chang
New
[v9,1/6] target/riscv: Add 'ext_smrnmi' in the RISCVCPUConfig
Add Smrnmi support
- 1 -
-
-
-
2024-11-22
Frank Chang
New
[v8,5/5] target/riscv: Add Smrnmi cpu extension
Add Smrnmi support
- - -
-
-
-
2024-10-21
Frank Chang
New
[v8,4/5] target/riscv: Add Smrnmi mnret instruction
Add Smrnmi support
- - -
-
-
-
2024-10-21
Frank Chang
New
[v8,3/5] target/riscv: Add Smrnmi CSRs
Add Smrnmi support
- 1 -
-
-
-
2024-10-21
Frank Chang
New
[v8,2/5] target/riscv: Handle Smrnmi interrupt and exception
Add Smrnmi support
- - -
-
-
-
2024-10-21
Frank Chang
New
[v8,1/5] target/riscv: Add 'ext_smrnmi' in the RISCVCPUConfig
Add Smrnmi support
- 1 -
-
-
-
2024-10-21
Frank Chang
New
[v7,5/5] target/riscv: Add Smrnmi cpu extension
Add Smrnmi support
- - -
-
-
-
2024-10-14
Frank Chang
New
[v7,4/5] target/riscv: Add Smrnmi mnret instruction
Add Smrnmi support
- - -
-
-
-
2024-10-14
Frank Chang
New
[v7,3/5] target/riscv: Add Smrnmi CSRs
Add Smrnmi support
- 1 -
-
-
-
2024-10-14
Frank Chang
New
[v7,2/5] target/riscv: Handle Smrnmi interrupt and exception
Add Smrnmi support
- - -
-
-
-
2024-10-14
Frank Chang
New
[v7,1/5] target/riscv: Add 'ext_smrnmi' in the RISCVCPUConfig
Add Smrnmi support
- 1 -
-
-
-
2024-10-14
Frank Chang
New
[v3,6/6] target/riscv: Remove extension auto-update check statements
Introduce extension implied rules
- 2 1
-
-
-
2024-06-25
Frank Chang
New
[v3,5/6] target/riscv: Add Zc extension implied rule
Introduce extension implied rules
- 2 1
-
-
-
2024-06-25
Frank Chang
New
[v3,4/6] target/riscv: Add multi extension implied rules
Introduce extension implied rules
1 2 1
-
-
-
2024-06-25
Frank Chang
New
[v3,3/6] target/riscv: Add MISA extension implied rules
Introduce extension implied rules
- 3 1
-
-
-
2024-06-25
Frank Chang
New
[v3,2/6] target/riscv: Introduce extension implied rule helpers
Introduce extension implied rules
- 3 1
-
-
-
2024-06-25
Frank Chang
New
[v3,1/6] target/riscv: Introduce extension implied rules definition
Introduce extension implied rules
- 3 1
-
-
-
2024-06-25
Frank Chang
New
[v2,6/6] target/riscv: Remove extension auto-update check statements
Introduce extension implied rules
- 2 1
-
-
-
2024-06-16
Frank Chang
New
[v2,5/6] target/riscv: Add Zc extension implied rule
Introduce extension implied rules
- 2 1
-
-
-
2024-06-16
Frank Chang
New
[v2,4/6] target/riscv: Add standard extension implied rules
Introduce extension implied rules
1 2 1
-
-
-
2024-06-16
Frank Chang
New
[v2,3/6] target/riscv: Add MISA implied rules
Introduce extension implied rules
- 3 1
-
-
-
2024-06-16
Frank Chang
New
[v2,2/6] target/riscv: Introduce extension implied rule helpers
Introduce extension implied rules
- 2 1
-
-
-
2024-06-16
Frank Chang
New
[v2,1/6] target/riscv: Introduce extension implied rules definition
Introduce extension implied rules
- 2 1
-
-
-
2024-06-16
Frank Chang
New
[RESEND,6/6] target/riscv: Remove extension auto-update check statements
Introduce extension implied rules
- - -
-
-
-
2024-06-05
Frank Chang
New
[RESEND,5/6] target/riscv: Add Zc extension implied rule
Introduce extension implied rules
- - -
-
-
-
2024-06-05
Frank Chang
New
[RESEND,4/6] target/riscv: Add standard extension implied rules
Introduce extension implied rules
1 - -
-
-
-
2024-06-05
Frank Chang
New
[RESEND,3/6] target/riscv: Add MISA implied rules
Introduce extension implied rules
- 1 -
-
-
-
2024-06-05
Frank Chang
New
[RESEND,2/6] target/riscv: Introduce extension implied rule helpers
Introduce extension implied rules
- - -
-
-
-
2024-06-05
Frank Chang
New
[RESEND,1/6] target/riscv: Introduce extension implied rules definition
Introduce extension implied rules
- - -
-
-
-
2024-06-05
Frank Chang
New
[6/6] target/riscv: Remove extension auto-update check statements
Introduce extension implied rules
- 1 -
-
-
-
2024-06-03
Frank Chang
New
[5/6] target/riscv: Add Zc extension implied rule
Introduce extension implied rules
- 1 -
-
-
-
2024-06-03
Frank Chang
New
[4/6] target/riscv: Add standard extension implied rules
Introduce extension implied rules
- 1 -
-
-
-
2024-06-03
Frank Chang
New
[3/6] target/riscv: Add MISA implied rules
Introduce extension implied rules
- 1 -
-
-
-
2024-06-03
Frank Chang
New
[2/6] target/riscv: Introduce extension implied rule helpers
Introduce extension implied rules
- 1 -
-
-
-
2024-06-03
Frank Chang
New
[1/6] target/riscv: Introduce extension implied rules definition
Introduce extension implied rules
- 1 -
-
-
-
2024-06-03
Frank Chang
New
hw/intc: Update APLIC IDC after claiming iforce register
hw/intc: Update APLIC IDC after claiming iforce register
- 2 -
-
-
-
2024-03-21
Frank Chang
New
target/riscv: Add missing include guard in pmu.h
target/riscv: Add missing include guard in pmu.h
- 4 -
-
-
-
2024-02-20
Frank Chang
New
[v2] target/riscv: Remove privileged spec version restriction for RVV
[v2] target/riscv: Remove privileged spec version restriction for RVV
1 2 -
-
-
-
2023-02-08
Frank Chang
New
target/riscv: Remove .min_priv_ver restriction from RVV CSRs
target/riscv: Remove .min_priv_ver restriction from RVV CSRs
- 2 -
-
-
-
2023-02-07
Frank Chang
New
target/riscv: Check the correct exception cause in vector GDB stub
target/riscv: Check the correct exception cause in vector GDB stub
- 4 -
-
-
-
2022-09-18
Frank Chang
New
[9/9] target/riscv: debug: Add initial support of type 6 trigger
Improve RISC-V Debug support
- 1 -
-
-
-
2022-06-10
Frank Chang
New
[8/9] target/riscv: debug: Return 0 if previous value written to tselect >= number of triggers
Improve RISC-V Debug support
- - -
-
-
-
2022-06-10
Frank Chang
New
[7/9] target/riscv: debug: Check VU/VS modes for type 2 trigger
Improve RISC-V Debug support
- 1 -
-
-
-
2022-06-10
Frank Chang
New
[6/9] target/riscv: debug: Create common trigger actions function
Improve RISC-V Debug support
- - -
-
-
-
2022-06-10
Frank Chang
New
[5/9] target/riscv: debug: Introduce tinfo CSR
Improve RISC-V Debug support
- 1 -
-
-
-
2022-06-10
Frank Chang
New
[4/9] target/riscv: debug: Restrict the range of tselect value can be written
Improve RISC-V Debug support
- 1 -
-
-
-
2022-06-10
Frank Chang
New
[3/9] target/riscv: debug: Introduce tdata1, tdata2, and tdata3 CSRs
Improve RISC-V Debug support
- - -
-
-
-
2022-06-10
Frank Chang
New
[2/9] target/riscv: debug: Introduce build_tdata1() to build tdata1 register content
Improve RISC-V Debug support
- 1 -
-
-
-
2022-06-10
Frank Chang
New
[1/9] target/riscv: debug: Determine the trigger type from tdata1.type
Improve RISC-V Debug support
- 1 -
-
-
-
2022-06-10
Frank Chang
New
[RESEND,v2] target/riscv: Fix typo of mimpid cpu option
[RESEND,v2] target/riscv: Fix typo of mimpid cpu option
- 1 -
-
-
-
2022-05-23
Frank Chang
New
[v2] target/riscv: Fix typo of mimpid cpu option
[v2] target/riscv: Fix typo of mimpid cpu option
- - -
-
-
-
2022-05-23
Frank Chang
New
target/riscv: Fix typo of mimpid cpu option
target/riscv: Fix typo of mimpid cpu option
- 1 -
-
-
-
2022-05-20
Frank Chang
New
hw/dma: Add Xilinx AXI CDMA
hw/dma: Add Xilinx AXI CDMA
- 1 -
-
-
-
2022-04-28
Frank Chang
New
[v3] target/riscv: Support configuarable marchid, mvendorid, mipid CSR values
[v3] target/riscv: Support configuarable marchid, mvendorid, mipid CSR values
- 3 -
-
-
-
2022-04-22
Frank Chang
New
[v2] target/riscv: Support configuarable marchid, mvendorid, mipid CSR values
[v2] target/riscv: Support configuarable marchid, mvendorid, mipid CSR values
- 3 -
-
-
-
2022-04-20
Frank Chang
New
[v4,4/4] hw/intc: riscv_aclint: Add reset function of ACLINT devices
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 2 -
-
-
-
2022-04-20
Frank Chang
New
[v4,3/4] hw/intc: Make RISC-V ACLINT mtime MMIO register writable
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 2 -
-
-
-
2022-04-20
Frank Chang
New
[v4,2/4] hw/intc: Support 32/64-bit mtimecmp and mtime accesses in RISC-V ACLINT
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 2 -
-
-
-
2022-04-20
Frank Chang
New
[v4,1/4] hw/intc: Add .impl.[min|max]_access_size declaration in RISC-V ACLINT
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 2 -
-
-
-
2022-04-20
Frank Chang
New
[v3,4/4] hw/intc: riscv_aclint: Add reset function of ACLINT devices
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 2 -
-
-
-
2022-04-19
Frank Chang
New
[v3,3/4] hw/intc: Make RISC-V ACLINT mtime MMIO register writable
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 2 -
-
-
-
2022-04-19
Frank Chang
New
[v3,2/4] hw/intc: Support 32/64-bit mtimecmp and mtime accesses in RISC-V ACLINT
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 2 -
-
-
-
2022-04-19
Frank Chang
New
[v3,1/4] hw/intc: Add .impl.[min|max]_access_size declaration in RISC-V ACLINT
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 2 -
-
-
-
2022-04-19
Frank Chang
New
target/riscv: Support configuarable marchid, mvendorid, mipid CSR values
target/riscv: Support configuarable marchid, mvendorid, mipid CSR values
- 2 -
-
-
-
2022-04-15
Frank Chang
New
[RFC,v2,3/3] hw/intc: Make RISC-V ACLINT mtime MMIO register writable
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- - -
-
-
-
2022-02-10
Frank Chang
New
[RFC,v2,2/3] hw/intc: Support 32/64-bit mtimecmp and mtime accesses in RISC-V ACLINT
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 1 -
-
-
-
2022-02-10
Frank Chang
New
[RFC,v2,1/3] hw/intc: Add .impl.[min|max]_access_size declaration in RISC-V ACLINT
Support ACLINT 32/64-bit mtimecmp/mtime read/write accesses
- 1 -
-
-
-
2022-02-10
Frank Chang
New
[RFC] hw/intc: Make RISC-V ACLINT mtime MMIO register writable
[RFC] hw/intc: Make RISC-V ACLINT mtime MMIO register writable
- - -
-
-
-
2022-01-26
Frank Chang
New
hw/sd: Correct CMD58's R3 response "in idle state" bit in SPI-mode
hw/sd: Correct CMD58's R3 response "in idle state" bit in SPI-mode
- - -
-
-
-
2022-01-26
Frank Chang
New
hw/sd: Correct card status clear conditions in SPI-mode
hw/sd: Correct card status clear conditions in SPI-mode
- - -
-
-
-
2022-01-24
Frank Chang
New
hw/sd: Correct the CURRENT_STATE bits in SPI-mode response
hw/sd: Correct the CURRENT_STATE bits in SPI-mode response
- - -
-
-
-
2022-01-18
Frank Chang
New
[v2,17/17] target/riscv: rvv-1.0: Allow Zve32f extension to be turned on
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,16/17] target/riscv: rvv-1.0: Add Zve32f support for narrowing type-convert insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,15/17] target/riscv: rvv-1.0: Add Zve32f support for widening type-convert insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,14/17] target/riscv: rvv-1.0: Add Zve32f support for single-width fp reduction insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,13/17] target/riscv: rvv-1.0: Add Zve32f support for scalar fp insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,12/17] target/riscv: rvv-1.0: Add Zve32f support for configuration insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,11/17] target/riscv: rvv-1.0: Add Zve32f extension into RISC-V
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,10/17] target/riscv: rvv-1.0: Allow Zve64f extension to be turned on
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,09/17] target/riscv: rvv-1.0: Add Zve64f support for narrowing type-convert insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,08/17] target/riscv: rvv-1.0: Add Zve64f support for widening type-convert insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,07/17] target/riscv: rvv-1.0: Add Zve64f support for single-width fp reduction insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,06/17] target/riscv: rvv-1.0: Add Zve64f support for scalar fp insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,05/17] target/riscv: rvv-1.0: Add Zve64f support for vsmul.vv and vsmul.vx insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,04/17] target/riscv: rvv-1.0: Add Zve64f support for vmulh variant insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,03/17] target/riscv: rvv-1.0: Add Zve64f support for load and store insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,02/17] target/riscv: rvv-1.0: Add Zve64f support for configuration insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,01/17] target/riscv: rvv-1.0: Add Zve64f extension into RISC-V
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2022-01-18
Frank Chang
New
[v2,3/3] target/riscv: rvv-1.0: Call the correct RVF/RVD check function for narrowing fp/int type-c…
Fix RVV calling incorrect RFV/RVD check functions bug
1 - -
-
-
-
2022-01-05
Frank Chang
New
[v2,2/3] target/riscv: rvv-1.0: Call the correct RVF/RVD check function for widening fp/int type-co…
Fix RVV calling incorrect RFV/RVD check functions bug
1 - -
-
-
-
2022-01-05
Frank Chang
New
[v2,1/3] target/riscv: rvv-1.0: Call the correct RVF/RVD check function for widening fp insns
Fix RVV calling incorrect RFV/RVD check functions bug
1 - -
-
-
-
2022-01-05
Frank Chang
New
[17/17] target/riscv: rvv-1.0: Allow Zve32f extension to be turned on
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2021-12-29
Frank Chang
New
[16/17] target/riscv: rvv-1.0: Add Zve32f support for narrowing type-convert insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2021-12-29
Frank Chang
New
[15/17] target/riscv: rvv-1.0: Add Zve32f support for widening type-convert insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2021-12-29
Frank Chang
New
[14/17] target/riscv: rvv-1.0: Add Zve32f support for single-width fp reduction insns
Add RISC-V RVV Zve32f and Zve64f extensions
- 1 -
-
-
-
2021-12-29
Frank Chang
New
«
1
2
3
4
…
10
11
»