Show patches with: Submitter = Philippe Mathieu-Daudé       |    State = Action Required       |   5821 patches
« 1 2 3 4 … 58 59 »
Patch Series A/R/T S/W/F Date Submitter Delegate State
[v2,04/19] hw/net/xilinx_ethlite: Update QOM style hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[v2,03/19] hw/net/xilinx_ethlite: Remove unuseful debug logs hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[v2,02/19] hw/net/xilinx_ethlite: Convert some debug logs to trace events hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[v2,01/19] hw/microblaze: Restrict MemoryRegionOps are implemented as 32-bit hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[24/24] exec: Move 'ram_addr.h' header under sysemu/ namespace exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[23/24] exec/memory: Move qemu_map_ram_ptr() declaration to 'exec/ram_addr.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[22/24] exec/cpu-common: Move ram_addr_t related methods to 'exec/ram_addr.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[21/24] exec: Extract CPU physical memory API to 'sysemu/physmem-target.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[20/24] exec: Declare tlb_vaddr_to_host() in 'exec/cputlb.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[19/24] exec: Declare tlb_hit*() in 'exec/cputlb.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[18/24] exec: Declare tlb_flush*() in 'exec/cputlb.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[17/24] exec: Declare tlb_set_page() in 'exec/cputlb.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[16/24] exec: Declare tlb_set_page_with_attrs() in 'exec/cputlb.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[15/24] exec: Declare tlb_set_page_full() in 'exec/cputlb.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[14/24] exec: Declare tlb_init/destroy() in 'exec/cputlb.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[13/24] exec: Declare tlb_reset_dirty*() in 'exec/cputlb.h' exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[12/24] accel/tcg: Have tlb_vaddr_to_host() use vaddr type exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[11/24] exec: Introduce 'user/guest-host.h' header exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[10/24] target/arm/cpu: Restrict cpu_untagged_addr() to user emulation exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[09/24] target/arm/mte: Restrict 'exec/ram_addr.h' to system emulation exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[08/24] linux-user/aarch64/mte: Include missing 'user/abitypes.h' header exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[07/24] system/watchpoint: Include missing 'exec/cpu-all.h' header exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 1 - --- 2024-11-14 Philippe Mathieu-Daudé New
[06/24] target/rx/cpu: Include missing 'exec/translation-block.h' header exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[05/24] target/i386/helper: Include missing 'exec/translation-block.h' header exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[04/24] accel/tcg: Include missing 'exec/translation-block.h' header exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[03/24] exec/translation-block: Include missing 'exec/vaddr.h' header exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[02/24] exec/cpu-defs: Remove unnecessary headers exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 1 --- 2024-11-14 Philippe Mathieu-Daudé New
[01/24] exec/cpu-all: Include missing 'exec/cpu-defs.h' header exec: Build up 'cputlb.h' and 'ram_addr.h' headers - 2 - --- 2024-11-14 Philippe Mathieu-Daudé New
[20/20] hw/net/xilinx_ethlite: Rename 'mmio' MR as 'container' hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[19/20] hw/net/xilinx_ethlite: Map the RAM buffer as RAM memory region hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[18/20] hw/net/xilinx_ethlite: Map TX_CTRL as MMIO hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[17/20] hw/net/xilinx_ethlite: Map TX_GIE as MMIO hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[16/20] hw/net/xilinx_ethlite: Map TX_LEN as MMIO hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[15/20] hw/net/xilinx_ethlite: Map RX_CTRL as MMIO hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[14/20] hw/net/xilinx_ethlite: Access TX_CTRL register for each port hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[13/20] hw/net/xilinx_ethlite: Access TX_LEN register for each port hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[12/20] hw/net/xilinx_ethlite: Access TX_GIE register for each port hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[11/20] hw/net/xilinx_ethlite: Access RX_CTRL register for each port hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[10/20] hw/net/xilinx_ethlite: Introduce rxbuf_ptr() helper hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[09/20] hw/net/xilinx_ethlite: Introduce txbuf_ptr() helper hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[08/20] hw/net/xilinx_ethlite: Add addr_to_port_index() helper hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - - - --- 2024-11-12 Philippe Mathieu-Daudé New
[07/20] hw/net/xilinx_ethlite: Rename rxbuf -> port_index hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[06/20] hw/net/xilinx_ethlite: Map MDIO registers (as unimplemented) hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[05/20] hw/net/xilinx_ethlite: Correct maximum RX buffer size hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[04/20] hw/net/xilinx_ethlite: Update QOM style hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[03/20] hw/net/xilinx_ethlite: Remove unuseful debug logs hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[02/20] hw/net/xilinx_ethlite: Convert some debug logs to trace events hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[01/20] hw/microblaze: Restrict MemoryRegionOps are implemented as 32-bit hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[v2,6/6] target/mips: Convert nanoMIPS LSA opcode to decodetree target/mips: Convert nanoMIPS LSA opcode to decodetree - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[v2,5/6] target/mips: Convert microMIPS LSA opcode to decodetree target/mips: Convert nanoMIPS LSA opcode to decodetree - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[v2,4/6] target/mips: Decode LSA shift amount using decodetree function target/mips: Convert nanoMIPS LSA opcode to decodetree - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[v2,3/6] target/mips: Have gen_[d]lsa() callers add 1 to shift amount argument target/mips: Convert nanoMIPS LSA opcode to decodetree - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[v2,2/6] target/mips: Introduce decode tree bindings for nanoMIPS ISA target/mips: Convert nanoMIPS LSA opcode to decodetree - 2 - --- 2024-11-12 Philippe Mathieu-Daudé New
[v2,1/6] target/mips: Introduce decode tree bindings for microMIPS ISA target/mips: Convert nanoMIPS LSA opcode to decodetree - 1 - --- 2024-11-12 Philippe Mathieu-Daudé New
[2/2] target/mips: Convert nanoMIPS LSA opcode to decodetree target/mips: Convert nanoMIPS LSA opcode to decodetree - - - --- 2024-11-11 Philippe Mathieu-Daudé New
[1/2] target/mips: Introduce decode tree bindings for nanoMIPS ISA target/mips: Convert nanoMIPS LSA opcode to decodetree - 1 - --- 2024-11-11 Philippe Mathieu-Daudé New
[3/3] target/mips: Convert Octeon LX instructions to decodetree target/mips: Convert Octeon LX instructions to decodetree - 1 - --- 2024-11-11 Philippe Mathieu-Daudé New
[2/3] target/mips: Extract generic gen_lx() helper target/mips: Convert Octeon LX instructions to decodetree - - - --- 2024-11-11 Philippe Mathieu-Daudé New
[1/3] target/mips: Extract gen_base_index_addr() helper target/mips: Convert Octeon LX instructions to decodetree - - - --- 2024-11-11 Philippe Mathieu-Daudé New
[v2,2/2] block: Fix leak in send_qmp_error_event block: Fix leak in send_qmp_error_event - 1 - --- 2024-11-11 Philippe Mathieu-Daudé New
[v2,1/2] block: Improve blk_get_attached_dev_id() docstring block: Fix leak in send_qmp_error_event - - - --- 2024-11-11 Philippe Mathieu-Daudé New
[v3,17/17] tests/functional: Add microblaze cross-endianness tests hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,16/17] tests/functional: Explicit endianness of microblaze assets hw/microblaze: Allow running cross-endian vCPUs - 2 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,15/17] hw/microblaze: Support various endianness for s3adsp1800 machines hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,14/17] target/microblaze: Consider endianness while translating code hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,13/17] target/microblaze: Introduce mo_endian() helper hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,12/17] target/microblaze: Set MO_TE once in do_load() / do_store() hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,11/17] target/microblaze: Explode MO_TExx -> MO_TE | MO_xx hw/microblaze: Allow running cross-endian vCPUs - 2 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,10/17] hw/arm/xlnx-zynqmp: Use &error_abort for programming errors hw/microblaze: Allow running cross-endian vCPUs - - - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,09/17] hw/ssi/xilinx_spips: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,08/17] hw/ssi/xilinx_spi: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,07/17] hw/char/xilinx_uartlite: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,06/17] hw/timer/xilinx_timer: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[RFC,v3,05/17] hw/timer/xilinx_timer: Allow down to 8-bit memory access hw/microblaze: Allow running cross-endian vCPUs 1 2 - --- 2024-11-08 Philippe Mathieu-Daudé New
[RFC,v3,04/17] hw/net/xilinx_ethlite: Simplify by having configurable endianness hw/microblaze: Allow running cross-endian vCPUs - - - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,03/17] hw/intc/xilinx_intc: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,02/17] hw/microblaze: Propagate CPU endianness to microblaze_load_kernel() hw/microblaze: Allow running cross-endian vCPUs - 4 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v3,01/17] hw/microblaze: Restrict MemoryRegionOps are implemented as 32-bit hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-08 Philippe Mathieu-Daudé New
[v2,16/16] tests/functional: Add microblaze cross-endianness tests hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,15/16] tests/functional: Explicit endianness of microblaze assets hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,14/16] hw/microblaze: Support various endianness for s3adsp1800 machines hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,13/16] target/microblaze: Consider endianness while translating code hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,12/16] target/microblaze: Introduce mo_endian() helper hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,11/16] target/microblaze: Set MO_TE once in do_load() / do_store() hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,10/16] target/microblaze: Explode MO_TExx -> MO_TE | MO_xx hw/microblaze: Allow running cross-endian vCPUs - 2 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,09/16] hw/ssi/xilinx_spips: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,08/16] hw/ssi/xilinx_spi: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,07/16] hw/char/xilinx_uartlite: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,06/16] hw/timer/xilinx_timer: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[RFC,v2,05/16] hw/timer/xilinx_timer: Allow down to 8-bit memory access hw/microblaze: Allow running cross-endian vCPUs 1 2 - --- 2024-11-07 Philippe Mathieu-Daudé New
[RFC,v2,04/16] hw/net/xilinx_ethlite: Simplify by having configurable endianness hw/microblaze: Allow running cross-endian vCPUs - - - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,03/16] hw/intc/xilinx_intc: Make device endianness configurable hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,02/16] hw/microblaze: Propagate CPU endianness to microblaze_load_kernel() hw/microblaze: Allow running cross-endian vCPUs - 4 - --- 2024-11-07 Philippe Mathieu-Daudé New
[v2,01/16] hw/microblaze: Restrict MemoryRegionOps are implemented as 32-bit hw/microblaze: Allow running cross-endian vCPUs - 1 - --- 2024-11-07 Philippe Mathieu-Daudé New
[5/5] hw/sparc: Mark devices as big-endian hw: Mark architecture specific devices with specific endianness - 2 - --- 2024-11-06 Philippe Mathieu-Daudé New
[4/5] hw/openrisc: Mark devices as big-endian hw: Mark architecture specific devices with specific endianness - 2 - --- 2024-11-06 Philippe Mathieu-Daudé New
[3/5] hw/m68k: Mark devices as big-endian hw: Mark architecture specific devices with specific endianness - 2 - --- 2024-11-06 Philippe Mathieu-Daudé New
[2/5] hw/tricore: Mark devices as little-endian hw: Mark architecture specific devices with specific endianness - 2 - --- 2024-11-06 Philippe Mathieu-Daudé New
[1/5] hw/i386: Mark devices as little-endian hw: Mark architecture specific devices with specific endianness - 2 - --- 2024-11-06 Philippe Mathieu-Daudé New
[PULL,v2,01/29] target/microblaze: Alias CPU endianness property as 'little-endian' [PULL,v2,01/29] target/microblaze: Alias CPU endianness property as 'little-endian' - 3 - --- 2024-11-05 Philippe Mathieu-Daudé New
« 1 2 3 4 … 58 59 »