Toggle navigation
Patchwork
QEMU patches
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
| State =
Action Required
| 41 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Mainlined
Queued
Needs ACK
Handled Elsewhere
In Next
Search
Archived
No
Yes
Both
Delegate
------
Nobody
holtmann
holtmann
holtmann
agk
mchehab
mchehab
gregkh
gregkh
mtosatti
lethal
lethal
avi
cvaroqui
jbrassow
mikulas
dtor
bmarzins
tmlind
jmberg
jmberg
mcgrof
lenb
lenb
kyle
felipebalbi
varenet
helge
helge
khilman
khilman
khilman
khilman
jwoithe
mlin
Zhang Rui
Zhang Rui
iksaif
cjackiewicz
hmh
jbarnes
jbarnes
jbarnes
willy
snitzer
iwamatsu
dougsland
mjg59
rafael
rafael
rafael
ericvh@gmail.com
ykzhao
venkip
sandeen
pwsan
lucho@ionkov.net
rminnich
anholt
aystarik
roland
shefty
mason
glikely
krh
djbw
djbw
djbw
cmarinas
doyu
jrn
sage
tomba
mmarek
cjb
trondmy
jikos
bcousson
jic23
olof
olof
olof
nsekhar
weiny2
horms
horms
bwidawsk
bwidawsk
shemminger
eulfhan
josef
josef
josef
dianders
jpan9
hal
kdave
bleung
evalenti
jlbec
bhelgaas
vkoul
vkoul
szlin
davejiang
markgross
tagr
tiwai
vireshk
mmind
dledford
geert
geert
herbert
herbert
kvalo
kvalo
kvalo
bentiss
arend
rzwisler
stellarhopper
stellarhopper
jejb
matthias_bgg
dvhart
axboe
axboe
pcmoore
pcmoore
pcmoore
mkp
mkp
stefan_schmidt
leon
lucvoo
jsakkine
jsakkine
jsakkine
bamse
bamse
demarchi
krzk
groeck
groeck
sboyd
sboyd
mturquette
mturquette
0andriy
carlocaione
luca
dgc
kbingham
derosier
narmstrong
narmstrong
atull
tytso
tytso
djwong
bvanassche
omos
jpirko
jpirko
GustavoARSilva
pkshih
patersonc
brauner
shuahkh
shuahkh
shuahkh
palmer
palmer
jgg
Kishon
idosch
labbott
jsimmons
broonie
broonie
broonie
mricon
mricon
mricon
kees
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
arnd
linusw
perfinion
bbrezillon
bachradsusi
rostedt
rostedt
kholk
nbd
ebiggers
ebiggers
pavelm
sds
m0reeze
ganis
jwcart2
matttbe
andmur01
lorpie01
chanwoochoi
dlezcano
jhedberg
vudentz
robertfoss
bgix
tedd_an
tsbogend
wens
wcrobert
robher
kstewart
kwilczynski
hansg
bpf
netdev
dsa
ethtool
netdrv
martineau
abelloni
trix
pabeni
mani_sadhasivam
mlimonci
liusong6
mjp
tohojo
pmalani
prestwoj
prestwoj
dhowells
tzungbi
conchuod
paulmck
jes
mtkaczyk
colyli
pateldipen1984
iweiny
iweiny
bjorn
mhiramat
JanKiszka
jaegeuk
mraynal
aring
konradybcio
ij
Hailan
jstitt007
denkenz
denkenz
mkorenbl
jjohnson
frank_li
geliang
mdraidci
Apply
Patch
Series
A/R/T
S/W/F
Date
Submitter
Delegate
State
[PULL,41/41] target/arm: Add FEAT_NV2 to max, neoverse-n2, neoverse-v1 CPUs
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,40/41] target/arm: Enhance CPU_LOG_INT to show SPSR on AArch64 exception-entry
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,39/41] target/arm: Report HCR_EL2.{NV,NV1,NV2} in cpu dumps
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,38/41] hw/intc/arm_gicv3_cpuif: Mark up VNCR offsets for GIC CPU registers
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,37/41] target/arm: Mark up VNCR offsets (offsets >= 0x200, except GIC)
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,36/41] target/arm: Mark up VNCR offsets (offsets 0x168..0x1f8)
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,35/41] target/arm: Mark up VNCR offsets (offsets 0x100..0x160)
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,34/41] target/arm: Mark up VNCR offsets (offsets 0x0..0xff)
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,33/41] target/arm: Report VNCR_EL2 based faults correctly
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,32/41] target/arm: Implement FEAT_NV2 redirection of sysregs to RAM
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,31/41] target/arm: Handle FEAT_NV2 redirection of SPSR_EL2, ELR_EL2, ESR_EL2, FAR_EL2
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,30/41] target/arm: Handle FEAT_NV2 changes to when SPSR_EL1.M reports EL2
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,29/41] target/arm: Implement VNCR_EL2 register
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,28/41] target/arm: Handle HCR_EL2 accesses for FEAT_NV2 bits
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,27/41] target/arm: Add FEAT_NV to max, neoverse-n2, neoverse-v1 CPUs
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,26/41] target/arm: Handle FEAT_NV page table attribute changes
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,25/41] target/arm: Treat LDTR* and STTR* as LDR/STR when NV, NV1 is 1, 1
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,24/41] target/arm: Don't honour PSTATE.PAN when HCR_EL2.{NV, NV1} == {1, 1}
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,23/41] target/arm: Always use arm_pan_enabled() when checking if PAN is enabled
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,22/41] target/arm: Trap registers when HCR_EL2.{NV, NV1} == {1, 1}
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,21/41] target/arm: Set SPSR_EL1.M correctly when nested virt is enabled
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,20/41] target/arm: Make NV reads of CurrentEL return EL2
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,19/41] target/arm: Trap sysreg accesses for FEAT_NV
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,18/41] target/arm: Move FPU/SVE/SME access checks up above ARM_CP_SPECIAL_MASK check
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,17/41] target/arm: Make EL2 cpreg accessfns safe for FEAT_NV EL1 accesses
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,16/41] target/arm: *_EL12 registers should UNDEF when HCR_EL2.E2H is 0
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,15/41] target/arm: Record correct opcode fields in cpreg for E2H aliases
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,14/41] target/arm: Allow use of upper 32 bits of TBFLAG_A64
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,13/41] target/arm: Always honour HCR_EL2.TSC when HCR_EL2.NV is set
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,12/41] target/arm: Enable trapping of ERET for FEAT_NV
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,11/41] target/arm: Implement HCR_EL2.AT handling
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,10/41] target/arm: Handle HCR_EL2 accesses for bits introduced with FEAT_NV
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,09/41] hw/intc/arm_gicv3_cpuif: handle LPIs in in the list registers
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,08/41] target/arm: Set CTR_EL0.{IDC,DIC} for the 'max' CPU
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,07/41] hw/arm: Add missing QOM parent for v7-M SoCs
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 -
-
-
-
2024-01-11
Peter Maydell
New
[PULL,06/41] hw/arm/socs: configure priority bits for existing SOCs
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 -
-
-
-
2024-01-11
Peter Maydell
New
[PULL,05/41] hw/arm/armv7m: alias the NVIC "num-prio-bits" property
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 2 -
-
-
-
2024-01-11
Peter Maydell
New
[PULL,04/41] hw/intc/armv7m_nvic: add "num-prio-bits" property
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 2 -
-
-
-
2024-01-11
Peter Maydell
New
[PULL,03/41] hw/arm: Add minimal support for the B-L475E-IOT01A board
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
1 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,02/41] hw/arm: Add minimal support for the STM32L4x5 SoC
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
1 1 1
-
-
-
2024-01-11
Peter Maydell
New
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
[PULL,01/41] hw/arm: add cache controller for Freescale i.MX6
- 1 -
-
-
-
2024-01-11
Peter Maydell
New