From patchwork Mon Sep 12 10:08:06 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: David Kiarie X-Patchwork-Id: 9326095 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id ECCD36048B for ; Mon, 12 Sep 2016 10:10:46 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id DC25F28CD6 for ; Mon, 12 Sep 2016 10:10:46 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id CD44128CD8; Mon, 12 Sep 2016 10:10:46 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.3 required=2.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_HI, RCVD_IN_SORBS_SPAM, T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 46EC528CD6 for ; Mon, 12 Sep 2016 10:10:46 +0000 (UTC) Received: from localhost ([::1]:41433 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1bjOCL-0002jQ-CG for patchwork-qemu-devel@patchwork.kernel.org; Mon, 12 Sep 2016 06:10:45 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:51046) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1bjOBi-0002Z6-5a for qemu-devel@nongnu.org; Mon, 12 Sep 2016 06:10:11 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1bjOBg-0004fs-0v for qemu-devel@nongnu.org; Mon, 12 Sep 2016 06:10:06 -0400 Received: from mail-wm0-f66.google.com ([74.125.82.66]:35996) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1bjOBf-0004Xo-NO for qemu-devel@nongnu.org; Mon, 12 Sep 2016 06:10:03 -0400 Received: by mail-wm0-f66.google.com with SMTP id z194so512858wmd.3 for ; Mon, 12 Sep 2016 03:09:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=5lMOwtXjIJu+X0qcmmVqRqv8br05IKdMxmLWHt7wtXk=; b=C4+7941lXY1kPy/C9ahZMLa1BnEgJrvHUahyW1fpXV7NLX5syfZGypDfRdXqJ+0LbM 85jzJppvXKTAito5fnDVdYo3HsnLP4Mvmy6KK8AAx5wu3DFsycsM/i7joPkGIcgyrMF4 QPXRq6LOvG1+k3aDv4Nja4Bk+M9/tZNTYFj9o8VR4NvWmyTb6QqU4ZMky61FcoJt8ZEM sg7FWd8KKG+oJfOAJe+U0CtHuzViguqFhUs+EU8tLb8qriYYnB7lALYG13Psb3TrvZS4 UHtokCQHiZaQNDzNQtdA7L6WrOIg8g5MCiNQ1VoCydHu1I84ZhfPjPniShqJTocTPZZ2 6Clw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=5lMOwtXjIJu+X0qcmmVqRqv8br05IKdMxmLWHt7wtXk=; b=Qtfa6xvOAcDD+7nBVo2pcgGUprfU0OP9we6+s8sQSBG4Cw7/iDKA6dJJKXzzwyBq3k u2VMgu8nD7BMf/Jt9AaB5RZUHnh9ZP3aPj3B5a/wO4oVQi5jFEThXciS6dfx5UHky8Uw zMGMSy4PxkGfW9XP2axdG8UFPu2xktswunQCBA8amaNPN/utl3q0MKOf++L9A9/NlZyu ZO4iLz6KkgwiC5j5jG9G9LKE5eeYUGhs/kGfAls4mN2ibNymUhHTQdkSmx+b8cA2zhS7 BRCAs6ZDpMSUdvKD/xfxZ+6V5/TrUDPbT4UBgjy0Oi3V6dmgfE7JZmbZ7h4AnNhcKnv5 RS8g== X-Gm-Message-State: AE9vXwNS1hT2KYtsa1HFekrTRNuf0oQRxXPqcJJXPF+ZEi/3MZyH1cotjylVF3ERXB22VQ== X-Received: by 10.28.74.217 with SMTP id n86mr10681598wmi.84.1473674922008; Mon, 12 Sep 2016 03:08:42 -0700 (PDT) Received: from debian.ameoba ([154.122.106.143]) by smtp.googlemail.com with ESMTPSA id gg10sm17153603wjd.4.2016.09.12.03.08.37 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 12 Sep 2016 03:08:41 -0700 (PDT) From: David Kiarie To: qemu-devel@nongnu.org Date: Mon, 12 Sep 2016 13:08:06 +0300 Message-Id: <1473674889-2727-4-git-send-email-davidkiarie4@gmail.com> X-Mailer: git-send-email 2.1.4 In-Reply-To: <1473674889-2727-1-git-send-email-davidkiarie4@gmail.com> References: <1473674889-2727-1-git-send-email-davidkiarie4@gmail.com> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 74.125.82.66 Subject: [Qemu-devel] [v4 3/6] hw/iommu: Prepare for AMD IOMMU interrupt remapping X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: ehabkost@redhat.com, rkrcmar@redhat.com, mst@redhat.com, peterx@redhat.com, alex.williamson@redhat.com, jan.kiszka@web.de, pbonzini@redhat.com, David Kiarie Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" X-Virus-Scanned: ClamAV using ClamSMTP Introduce macros and trace events for use in AMD IOMMU interrupt remapping Signed-off-by: David Kiarie --- hw/i386/amd_iommu.h | 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++ hw/i386/trace-events | 7 +++++ 2 files changed, 87 insertions(+) diff --git a/hw/i386/amd_iommu.h b/hw/i386/amd_iommu.h index 884926e..5c4a13b 100644 --- a/hw/i386/amd_iommu.h +++ b/hw/i386/amd_iommu.h @@ -177,6 +177,68 @@ #define AMDVI_IOTLB_MAX_SIZE 1024 #define AMDVI_DEVID_SHIFT 36 +/* interrupt types */ +#define AMDVI_MT_FIXED 0x0 +#define AMDVI_MT_ARBIT 0x1 +#define AMDVI_MT_SMI 0x2 +#define AMDVI_MT_NMI 0x3 +#define AMDVI_MT_INIT 0x4 +#define AMDVI_MT_EXTINT 0x6 +#define AMDVI_MT_LINT1 0xb +#define AMDVI_MT_LINT0 0xe + +/* MSI interrupt type mask */ +#define AMDVI_IR_TYPE_MASK 0x300 + +/* interrupt destination mode */ +#define AMDVI_IRDEST_MODE_MASK 0x2 + +/* select MSI data 10:0 bits */ +#define AMDVI_IRTE_INDEX_MASK 0x7ff + +/* bits determining whether specific interrupts should be passed + * split DTE into 64-bit chunks + */ +#define AMDVI_DTE_INTPASS_LSHIFT 56 +#define AMDVI_DTE_EINTPASS_LSHIFT 57 +#define AMDVI_DTE_NMIPASS_LSHIFT 58 +#define AMDVI_DTE_INTCTL_RSHIFT 60 +#define AMDVI_DTE_LINT0PASS_LSHIFT 62 +#define AMDVI_DTE_LINT1PASS_LSHIFT 63 + +/* INTCTL expected values */ +#define AMDVI_INTCTL_ABORT 0x0 +#define AMDVI_INTCTL_PASS 0x1 +#define AMDVI_INTCTL_REMAP 0x2 +#define AMDVI_INTCTL_RSVD 0x3 + +/* interrupt data valid */ +#define AMDVI_IR_VALID (1UL << 0) + +/* interrupt root table mask */ +#define AMDVI_IRTEROOT_MASK 0xffffffffffffc0 + +/* default IRTE size */ +#define AMDVI_DEFAULT_IRTE_SIZE 0x4 + +#define AMDVI_IR_TABLE_SIZE_MASK 0xfe + +/* offsets into MSI data */ +#define AMDVI_MSI_DATA_DM_RSHIFT 0x8 +#define AMDVI_MSI_DATA_LEVEL_RSHIFT 0xe +#define AMDVI_MSI_DATA_TRM_RSHIFT 0xf + +/* offsets into MSI address */ +#define AMDVI_MSI_ADDR_DM_RSHIFT 0x2 +#define AMDVI_MSI_ADDR_RH_RSHIFT 0x3 +#define AMDVI_MSI_ADDR_DEST_RSHIFT 0xc + +#define AMDVI_BUS_NUM 0x0 +/* AMD-Vi specific IOAPIC Device function */ +#define AMDVI_DEVFN_IOAPIC 0xa0 + +#define AMDVI_LOCAL_APIC_ADDR 0xfee00000 + /* extended feature support */ #define AMDVI_EXT_FEATURES (AMDVI_FEATURE_PREFETCH | AMDVI_FEATURE_PPR | \ AMDVI_FEATURE_IA | AMDVI_FEATURE_GT | AMDVI_FEATURE_HE | \ @@ -214,6 +276,24 @@ #define AMDVI_INT_ADDR_FIRST 0xfee00000 #define AMDVI_INT_ADDR_LAST 0xfeefffff +#define AMDVI_INT_ADDR_SIZE ((AMDVI_INT_ADDR_LAST - \ + AMDVI_INT_ADDR_FIRST) + 1) +/* AMD IOMMU errors */ +#define AMDVI_ILLEG_DEV_TAB 0x1 +#define AMDVI_IOPF_ 0x2 +#define AMDVI_DEV_TAB_HW 0x3 +#define AMDVI_PAGE_TAB_HW 0x4 +#define AMDVI_ILLEG_COM 0x5 +#define AMDVI_COM_HW 0x6 +#define AMDVI_IOTLB_TIMEOUT 0x7 +#define AMDVI_INVAL_DEV_REQ 0x8 +#define AMDVI_INVAL_PPR_REQ 0x9 +#define AMDVI_EVT_COUNT_ZERO 0xa + +/* represent target and master aborts error state */ +#define AMDVI_TARGET_ABORT 0xb +#define AMDVI_MASTER_ABORT 0xc + #define TYPE_AMD_IOMMU_DEVICE "amd-iommu" #define AMD_IOMMU_DEVICE(obj)\ OBJECT_CHECK(AMDVIState, (obj), TYPE_AMD_IOMMU_DEVICE) diff --git a/hw/i386/trace-events b/hw/i386/trace-events index 60bdf6a..344c2f6 100644 --- a/hw/i386/trace-events +++ b/hw/i386/trace-events @@ -42,3 +42,10 @@ amdvi_mode_invalid(unsigned level, uint64_t addr)"error: translation level 0x%"P amdvi_page_fault(uint64_t addr) "error: page fault accessing guest physical address 0x%"PRIx64 amdvi_iotlb_hit(uint16_t bus, uint16_t slot, uint16_t func, uint64_t addr, uint64_t txaddr) "hit iotlb devid %02x:%02x.%x gpa 0x%"PRIx64 " hpa 0x%"PRIx64 amdvi_translation_result(uint16_t bus, uint16_t slot, uint16_t func, uint64_t addr, uint64_t txaddr) "devid: %02x:%02x.%x gpa 0x%"PRIx64 " hpa 0x%"PRIx64 +amdvi_irte_get_fail(uint64_t addr, uint64_t offset) "couldn't access device table entry 0x%"PRIx64" + offset 0x%"PRIx64 +amdvi_invalid_irte_entry(uint16_t devid, uint64_t offset) "devid %x requested IRTE offset 0x%"PRIx64" Outside IR table range" +amdvi_ir_request(uint32_t data, uint64_t addr, uint16_t sid) "IR request data 0x%"PRIx32" address 0x%"PRIx64" SID %x" +amdvi_ir_remap(uint32_t data, uint64_t addr, uint16_t sid) "IR remap data 0x%"PRIx32" address 0x%"PRIx64" SID %x" +amdvi_ir_target_abort(uint32_t data, uint64_t addr, uint16_t sid) "IR target abort data 0x%"PRIx32" address 0x%"PRIx64" SID %x" +amdvi_ir_write_fail(uint64_t addr, uint32_t data) "fail to write to addr 0x%"PRIx64 " value 0x%"PRIx32 +amdvi_ir_read_fail(uint64_t addr) " fail to read from addr 0x%"PRIx64